Semiconductor device and a method for manufacturing a semiconductor device

US9786620B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9786620-B2
Application numberUS-201514809296-A
CountryUS
Kind codeB2
Filing dateJul 27, 2015
Priority dateJul 27, 2015
Publication dateOct 10, 2017
Grant dateOct 10, 2017

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

According to various embodiments, a semiconductor device may include: at least one first contact pad on a front side of the semiconductor device; at least one second contact pad on the front side of the semiconductor device; a layer stack disposed at least partially over the at least one first contact pad, wherein the at least one second contact pad is at least partially free of the layer stack; wherein the layer stack includes at least an adhesion layer and a metallization layer; and wherein the metallization layer includes a metal alloy and wherein the adhesion layer is disposed between the metallization layer and the at least one first contact pad for adhering the metal alloy of the metallization layer to the at least one first contact pad.

First claim

Opening claim text (preview).

What is claimed is: 1. A semiconductor device, comprising: at least one first contact pad on a front side of the semiconductor device; at least one second contact pad on the front side of the semiconductor device; a layer stack disposed at least partially over the at least one first contact pad, wherein a surface of the at least one second contact pad facing away from the semiconductor device is at least partially free of and uncovered by the layer stack; wherein the layer stack comprises at least an adhesion layer and a metallization layer; and wherein the metallization layer comprises a metal alloy and wherein the adhesion layer is disposed between the metallization layer and the at least one first contact pad for adhering the metal alloy of the metallization layer to the at least one first contact pad, wherein the semiconductor device further comprises a front surface on the front side of the semiconductor device and wherein the at least one first contact pad and the at least one second contact pad directly contact the front surface, wherein the layer stack further comprises a barrier layer disposed between the adhesion layer and the at least one first contact pad. 2. The semiconductor device of claim 1 , further comprising: at least one electrical circuit component which is electrically connected to the at least one first contact pad and/or to the at least one second contact pad. 3. The semiconductor device of claim 1 , further comprising: a bonding wire, wherein the at least one second contact pad is electrically contacted by the bonding wire. 4. The semiconductor device of claim 1 , further comprising: a solder material disposed at least partially over the metallization layer. 5. The semiconductor device of claim 4 , further comprising: wherein the solder material is substantially free of Pb. 6. The semiconductor device of claim 4 , wherein the solder material and the metal alloy of the metallization layer comprise at least a first metal. 7. The semiconductor device of claim 6 , wherein a concentration of the first metal in the metallization layer is smaller than or equal to about 80 at. %. 8. The semiconductor device of claim 6 , wherein the first metal is Sn. 9. The semiconductor device of claim 6 , wherein the metal alloy of the metallization layer comprises at least a second metal different from the first metall. 10. The semiconductor device of claim 9 , wherein the second metal is Cu. 11. The semiconductor device of claim 4 , further comprising a bonding wire directly contacting and electrically connected to the at least one second contact pad. 12. The semiconductor device of claim 1 , wherein the adhesion layer comprises at least one material selected from a group of materials, the group consisting of: a third metal and/or a third metal based alloy. 13. The semiconductor device of claim 12 , wherein a concentration of the third metal in the adhesion layer is greater than about 50 at. %. 14. The semiconductor device of claim 12 , wherein the third metal is Ti. 15. The semiconductor device of claim 1 , wherein the at least one first contact pad is disposed on a same level as the at least one second contact pad. 16. A method for manufacturing a semiconductor device, the method comprising: forming at least one first contact pad on a front side of the semiconductor device and at least one second contact pad on the front side of the semiconductor device; forming a layer stack at least partially over the at least one first contact pad, so that a surface of the at least one second contact pad facing away from the semiconductor device is free of and uncovered by the layer stack; wherein the layer stack comprises at least a barrier layer, an adhesion layer and a metallization layer and wherein forming the layer stack comprises structuring the adhesion layer using a first etching agent, the first etching agent comprising at least HF; and wherein the metallization layer comprises a metal alloy and wherein the adhesion layer is disposed between the metallization layer and the at least one first contact pad for adhering the metal alloy of the metallization layer to the at least one first contact pad, wherein the semiconductor device further comprises a front surface on the front side of the semiconductor device and wherein the at least one first contact pad and the at least one second contact pad directly contact the front surface. 17. The method of claim 16 , wherein the barrier layer is used as an etch stop for the first etching agent. 18. The method of claim 17 , further comprising: structuring the barrier layer using a second etching agent different from the first etching agent. 19. The method of claim 18 , wherein the at least one second contact pad is used as an etch stop for the second etching agent. 20. The method of claim 18 , wherein the second etching agent comprises H 2 O 2 . 21. The method of claim 16 , further comprising: forming solder material on the metallization layer. 22. A semiconductor device, comprising: at least one first contact pad on a front side of the semiconductor device; at least one second contact pad on the front side of the semiconductor device; a layer stack disposed at least partially over the at least one first contact pad, wherein the at least one second contact pad is at least partially free of the layer stack; a solder material disposed at least partially over the metallization layer; wherein the solder material and the metal alloy of the metallization layer comprise at least a first metal and wherein a concentration of the first metal in the metallization layer is smaller than or equal to about 80 at. %; wherein the layer stack comprises at least an adhesion layer and a metallization layer; and wherein the metallization layer comprises a metal alloy and wherein the adhesion layer is disposed between the metallization layer and the at least one first contact pad for adhering the metal alloy of the metallization layer to the at least one first contact pad. 23. A semiconductor device, comprising: at least one first contact pad on a front side of the semiconductor device; at least one second contact pad on the front side of the semiconductor device; a layer stack disposed at least partially over the at least one first contact pad, wherein a surface of the at least one second contact pad facing away from the semiconductor device is at least partially free of and uncovered by the layer stack; and at least one rear metallization layer on a rear side of the semiconductor device opposite to the front side of the semiconductor wherein the layer stack comprises at least an adhesion layer and a metallization layer; and wherein the metallization layer comprises a metal alloy and wherein the adhesion layer is disposed between the metallization layer and the at least one first contact pad for adhering the metal alloy of the metallization layer to the at least one first contact pad, wherein the semiconductor device further comprises a front surface on the front side of the semiconductor device and wherein the at least one first contact pad and the at least one second contact pad directly contact the front surface. 24. A method for manufacturing a semiconductor device, the method comprising: forming at least one first contact pad on a front side of the semiconductor device and at least one second contact pad on the front side of the semic

Assignees

Inventors

Classifications

  • comprising aluminium [Al] · CPC title

  • comprising metals or metalloids, e.g. silver · CPC title

  • comprising gold [Au] · CPC title

  • Bump connectors and bond wires · CPC title

  • between a chip and a stacked lead frame, conducting package substrate or heat sink · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9786620B2 cover?
According to various embodiments, a semiconductor device may include: at least one first contact pad on a front side of the semiconductor device; at least one second contact pad on the front side of the semiconductor device; a layer stack disposed at least partially over the at least one first contact pad, wherein the at least one second contact pad is at least partially free of the layer stack…
Who is the assignee on this patent?
Infineon Technologies Ag, Infineon Technolgies Ag
What technology area does this patent fall under?
Primary CPC classification H10W72/013. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Oct 10 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).