Common mode noise introduction to reduce radio frequency interference
US-9525441-B2 · Dec 20, 2016 · US
US9780974B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9780974-B2 |
| Application number | US-201514681529-A |
| Country | US |
| Kind code | B2 |
| Filing date | Apr 8, 2015 |
| Priority date | Apr 9, 2014 |
| Publication date | Oct 3, 2017 |
| Grant date | Oct 3, 2017 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A Power Over Data Lines (PoDL) system includes Power Sourcing Equipment (PSE) supplying DC power and Ethernet data over a single twisted wire pair to a Powered Device (PD). The PSE supplies the DC current and AC data through a cascaded coupling network including a series of AC-blocking inductor stages having different inductances to substantially filter out the AC component and pass the DC component. The data is supplied to the wires via capacitors. The PD may have a matched decoupling network for providing the separated DC power and data to a PD load.
Opening claim text (preview).
What is claimed is: 1. A Power over Data Lines (PoDL) system for supplying power and data over a wire pair, the wire pair being a first wire and a second wire coupled to a powered device, the system comprising: a DC voltage source having a first voltage source terminal and a second voltage source terminal, where a DC voltage is across the first voltage source terminal and the second voltage source terminal; a first series combination of two or more inductors having a first terminal coupled to the first voltage source terminal, the series combination of inductors also having a second terminal outputting a first filtered DC voltage for coupling to the first wire, wherein the first series combination comprises a first inductor, having the first terminal, and a second inductor, having the second terminal, wherein the first inductor has a first inductance greater than a second inductance of the second inductor; a second series combination of two or more inductors having a third terminal coupled to the second voltage source terminal, the second series combination of inductors also having a fourth terminal outputting a second filtered DC voltage for coupling to the second wire, wherein the second series combination comprises a third inductor, having the third terminal, and a fourth inductor, having the fourth terminal, wherein the third inductor has an inductance approximately equal to the first inductance, and wherein the fourth inductor has an inductance approximately equal to the second inductance; a differential data transceiver having a first data terminal and a second data terminal; a first capacitor having a fifth terminal coupled to the first data terminal, the first capacitor having a sixth terminal for coupling to the first wire to combine data with the first filtered DC voltage; and a second capacitor having a seventh terminal coupled to the second data terminal, the second capacitor having an eighth terminal for coupling to the second wire to combine the data with the second filtered DC voltage. 2. The system of claim 1 further comprising a third capacitor coupled between the first series combination and the second series combination. 3. The system of claim 2 further comprising the third capacitor, in series with a first resistor, coupled between the first series combination and the second series combination. 4. The system of claim 1 wherein the differential data transceiver is coupled to the first capacitor and the second capacitor via termination resistors. 5. The system of claim 1 further comprising the powered device. 6. The system of claim 5 wherein the powered device is coupled to receive the data and voltage over the first wire and the second wire, the powered device having a decoupling network separating the DC voltage from the data on the first wire and the second wire, the decoupling network comprising inductors matched to the first series combination of two or more inductors and to the second series combination of two or more inductors, the decoupling network also comprising capacitors matched to the first capacitor and the second capacitor. 7. The system of claim 1 where two or more of the inductors in the first series combination and the second series combination are mutually coupled. 8. The system of claim 1 where one or more of the inductors are formed using traces on a printed circuit board.
Current supply arrangements · CPC title
Arrangements for ensuring balanced coupling · CPC title
Intrinsically safe circuits · CPC title
Drivers or receivers (G06F13/4086 takes precedence; for multistate logic circuits H03K19/0002) · CPC title
Details regarding the feeding of energy to the node from the bus · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.