Multi-phase voltage converter with fault instruction circuit

US9780640B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9780640-B2
Application numberUS-201514970532-A
CountryUS
Kind codeB2
Filing dateDec 15, 2015
Priority dateDec 15, 2015
Publication dateOct 3, 2017
Grant dateOct 3, 2017

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A switching circuit with a fault instruction circuit used in a voltage converter or a multi-phase voltage converter. The switching circuit has a pin, the pin is configured to receive a control signal during a normal operation, and the pin is also configured to output a fault instruction signal when one or more faults occur in the switching circuit. The instruction signal represents each of the one or more faults with a particular value.

First claim

Opening claim text (preview).

What is claimed is: 1. A switching circuit used in a voltage converter, the switching circuit comprising: a first pin, the switching circuit is configured to output a disable signal through the first pin, wherein the switching circuit is turned off once the disable signal is in an active state, and wherein the disable signal is in the active state when one or more faults occur in the switching circuit; and a second pin, when the disable signal is in an inactive state, the switching circuit is configured to receive a control signal through the second pin to control the switching circuit; and when the disable signal is in the active state, the switching circuit is configured to output an instruction signal through the second pin, wherein the instruction signal is configured to represent each of the one or more faults with a particular value. 2. The switching circuit of claim 1 , wherein the switching circuit further comprises: a switching module coupled to the second pin to receive the control signal, and configured to provide a plurality of fault state signals, wherein the plurality of fault state signals are configured to indicate whether the one or more faults occur in the switching circuit; and a fault instruction circuit configured to receive the plurality of fault state signals, wherein the fault instruction circuit is coupled to the first pin to provide the disable signal based on the plurality of fault state signals, and also coupled to the second pin to provide the instruction signal when the disable signal is in the active state. 3. The switching circuit of claim 2 , wherein the fault instruction circuit comprises: a fault logic circuit having a plurality of input terminals, a first output terminal and a plurality of second output terminals, wherein each of the plurality of input terminals of the fault logic circuit is configured to receive one of the plurality of fault state signals correspondingly, and wherein the first output terminal of the fault logic circuit is coupled to the first pin, and wherein the fault logic circuit is configured to conduct a logic operation of the plurality of fault state signals to provide the disable signal at the first output terminal, and to provide a plurality of switching control signals at the plurality of second output terminals respectively; and a fault control circuit having a plurality of input terminals and an output terminal, wherein each of the plurality of input terminals of the fault control circuit is configured to receive one of the plurality of switching control signals, and wherein the output terminal of the fault control circuit is coupled to the second pin, and wherein the fault control circuit is configured to provide the instruction signal at the output terminal of the fault control circuit based on the plurality of switching control signals. 4. The switching circuit of claim 3 , wherein the fault control circuit comprises: a first plurality of resistor modules connected in parallel between a supply voltage and the second pin; and a second plurality of resistor modules connected in parallel between the second pin and a logic ground; and wherein each of the first and second pluralities of resistor modules comprises a switch having a control terminal, wherein the control terminal of the switch is configured to receive one of the plurality of switching control signals; and wherein the value of the instruction signal varies by controlling the switch of each of the first and second pluralities of resistor modules. 5. The switching converter of claim 4 , wherein each of the first and second pluralities of resistor modules further comprises a resistor connected to the switch in series, and wherein the resistor and the switch of each of the first plurality of resistor modules are connected in series between the supply voltage and the second pin, and wherein the resistor and the switch of each of the second plurality of resistor modules are connected in series between the second pin and the logic ground. 6. The switching converter of claim 5 , wherein the resistor of at least one of the first and second pluralities of resistor modules has a different resistance value from the remaining resistors of the first and second pluralities of resistor modules. 7. The switching converter of claim 4 , wherein at least one of the first and second pluralities of resistor modules further comprises a resistor connected to the switch in series. 8. The switching circuit of claim 4 , wherein the instruction signal comprises a voltage signal. 9. The switching circuit of claim 2 , wherein the switching module comprises: at least one switch, wherein the at least one switch is configured to receive the control signal for converting an input voltage to an output voltage; and a plurality of fault detection modules configured to detect whether one or more faults occur in the switching module, wherein each of the plurality of fault detection modules is configured to provide one of the plurality of fault state signals, and wherein each of the plurality of fault state signals is indicative of one fault. 10. The switching circuit of claim 9 , wherein one of the plurality of fault detection modules comprises an over current detection circuit, and the one fault comprises an over current fault correspondingly. 11. A multi-phase voltage converter, comprising: a plurality of switching circuits with each of the switching circuits comprising: a first pin, the switching circuit is configured to output a disable signal through the first pin, wherein the disable signal is in an active state when one or more faults occur in the switching circuit; and a second pin, when the disable signal is in an inactive state, the switching circuit is configured to receive a control signal through the second pin to control the switching circuit; and when the disable signal is in the active state, the switching circuit is configured to output an instruction signal through the second pin, wherein the instruction signal is configured to represent each of the one or more faults with a particular value; and a controller configured to receive a feedback signal indicative of an output voltage of the multi-phase voltage converter, and further configured to generate the control signal of each of the plurality of switching circuits based on the feedback signal, wherein the controller is also configured to receive the disable signal of each of the plurality of switching circuits; wherein when the disable signal of each of the plurality of switching circuits is in the inactive state, the controller is configured to provide the control signal to the second pin of each of the plurality of switching circuits; and wherein when the disable signal of one of the plurality of switching circuits is in the active state, the controller is configured to turn the plurality of switching circuits off, and further configured to receive the instruction signal from the second pin of the corresponding switching circuit. 12. The multi-phase switching converter of claim 11 , wherein each of the plurality of switching circuits further comprises: a switching module coupled to the second pin to receive the control signal, and configured to provide a plurality of fault state signals, wherein the plurality of fault state signals are configured to indicate whether the one or more faults occur in the switching circuit; and a fault instruction circuit configured to receive the plurality of fault state signals, wherein the fault instruction circuit is coupled to the first pin to provide the disable signal based on the plurality of fault state signals, and also coupled to the second pin to provide the inst

Assignees

Inventors

Classifications

  • with digital control · CPC title

  • H02M1/32Primary

    Means for protecting converters other than automatic disconnection · CPC title

  • with a plurality of power processing stages connected in parallel · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9780640B2 cover?
A switching circuit with a fault instruction circuit used in a voltage converter or a multi-phase voltage converter. The switching circuit has a pin, the pin is configured to receive a control signal during a normal operation, and the pin is also configured to output a fault instruction signal when one or more faults occur in the switching circuit. The instruction signal represents each of the …
Who is the assignee on this patent?
Monolithic Power Systems Inc
What technology area does this patent fall under?
Primary CPC classification H02M1/32. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Oct 03 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 3 related publications on this page (citations in our corpus or others sharing the same primary CPC).