Adaptive Power Supply Voltage Transient Protection
US-2024364104-A1 · Oct 31, 2024 · US
Semiconductor device and related protection methods
US9780558B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9780558-B2 |
| Application number | US-201414567291-A |
| Country | US |
| Kind code | B2 |
| Filing date | Dec 11, 2014 |
| Priority date | Dec 11, 2014 |
| Publication date | Oct 3, 2017 |
| Grant date | Oct 3, 2017 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
Semiconductor devices and related electrostatic discharge (ESD) protection methods are provided. An exemplary semiconductor device includes an interface for a signal and a multi-triggered protection arrangement coupled between the interface and a reference node to initiate discharge of the signal between the interface and the reference node based on any one of a plurality of different characteristics of the signal. Discharge of the signal at the interface is initiated based on a first characteristic of the signal, and thereafter, the discharge of the signal at the interface is maintained based on another characteristic of the signal.
First claim
Opening claim text (preview).
What is claimed is: 1. A semiconductor device comprising: an interface for a voltage signal; and a multi-triggered protection arrangement coupled between the interface and a reference node to initiate discharge of the voltage signal between the interface and the reference node based on any one of a plurality of different characteristics of the voltage signal, wherein the multi-triggered protection arrangement comprises: a frequency triggering arrangement coupled to the interfac…
Assignees
Inventors
Classifications
Electricity · mapped topic
Electricity · mapped topic
- H02H9/04Primary
Electricity · mapped topic
Electricity · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US9780558B2 cover?
- Semiconductor devices and related electrostatic discharge (ESD) protection methods are provided. An exemplary semiconductor device includes an interface for a signal and a multi-triggered protection arrangement coupled between the interface and a reference node to initiate discharge of the signal between the interface and the reference node based on any one of a plurality of different character…
- Who is the assignee on this patent?
- Parris Patrice M, Chen Weize, De Souza Richard J, and 2 more
- What technology area does this patent fall under?
- Primary CPC classification H02H9/04. Mapped technology areas include Electricity.
- When was this patent published?
- Publication date Tue Oct 03 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).