Top emitting semiconductor light emitting device
US-2016240735-A1 · Aug 18, 2016 · US
US9780265B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9780265-B2 |
| Application number | US-201515117177-A |
| Country | US |
| Kind code | B2 |
| Filing date | Jan 21, 2015 |
| Priority date | Feb 6, 2014 |
| Publication date | Oct 3, 2017 |
| Grant date | Oct 3, 2017 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
The invention relates to an optoelectronic semiconductor component ( 1 ) comprising:—an optoelectronic semiconductor chip ( 2 ), comprising—a growth substrate ( 21 ) having a growth surface ( 21 a ),—a layer sequence ( 22 ) with a semiconductor layer sequence ( 221, 222, 223 ) with an active zone ( 222 ) grown on the growth surface ( 21 a ),—contact points ( 29 ) for electrically contacting the semiconductor layer sequence ( 221, 222, 223 ) and—and insulation layer ( 26 ), which is formed in an electrically insulting manner—a connection carrier ( 4 ), which is mounted to the cover surface ( 2 a ) of the optoelectronic semiconductor chip facing away from the growth surface ( 21 a ), wherein—the semiconductor layer sequence ( 221, 222, 223 ) is connected to the connection carrier ( 4 ) in an electrically conducting manner and—a conversion layer ( 5 ) is applied to a bottom surface ( 21 c ) of the growth substrate ( 21 ) facing away from the growth surface ( 21 a ) and to all side surfaces ( 21 b ) of the growth substrate ( 21 ).
Opening claim text (preview).
The invention claimed is: 1. An optoelectronic semiconductor component comprising: an optoelectronic semiconductor chip, comprising a growth substrate having a growth surface, a layer sequence grown on the growth surface and comprising a semiconductor layer sequence comprising an active zone, contact points for electrically contacting the semiconductor layer sequence, and an insulation layer embodied in an electrically insulating fashion; and a connection carrier fitted to the top surface of the optoelectronic semiconductor chip facing away from the growth surface, wherein the semiconductor layer sequence is electrically conductively connected to the connection carrier, wherein a conversion layer is applied on a bottom surface of the growth substrate facing away from the growth surface and on all side surfaces of the growth substrate, wherein the connection carrier comprises a mirror layer embodied as reflective for the electromagnetic radiation emitted by the active zone and the radiation converted by the conversion layer, wherein the mirror layer is arranged laterally with respect to the optoelectronic semiconductor chip at least in places and directly adjoins the conversion layer at least in places, and wherein the connection carrier comprises at least one electronic component. 2. The optoelectronic semiconductor component according to claim 1 , wherein the insulation layer is arranged in places between the connection carrier and the layer sequence of the optoelectronic semiconductor chip, wherein the insulation layer adjoins the growth surface of the growth substrate in places, and wherein the side surfaces and the bottom surface of the growth substrate are free of the insulation layer. 3. The optoelectronic semiconductor component according to claim 1 , wherein the insulation layer is embodied in an integral fashion, wherein the insulation layer encloses the semiconductor chip in a framelike fashion in lateral directions. 4. The optoelectronic semiconductor component according to claim 1 , wherein the growth substrate is formed from a radiation-transmissive material. 5. The optoelectronic semiconductor component according to claim 1 , wherein the layer sequence comprises at least one first metallization layer which is arranged on the side of the active zone facing away from the growth substrate and is embodied as reflective for the electromagnetic radiation emitted by the active zone. 6. The optoelectronic semiconductor component according to claim 1 , wherein the conversion layer is embodied in an integral fashion and the conversion layer extends completely along the side surfaces of the growth substrate and the side surfaces of the optoelectronic semiconductor chip running transversely or perpendicularly with respect to the growth surface of the growth substrate. 7. The optoelectronic semiconductor component according to claim 6 , wherein the conversion layer is in direct contact with the connection carrier at least in places. 8. The optoelectronic semiconductor component according to claim 1 , wherein the optoelectronic semiconductor chip comprises a second metallization layer embodied as reflective for the electromagnetic radiation emitted by the active zone. 9. The optoelectronic semiconductor component according to claim 1 , wherein the lateral extent of the optoelectronic semiconductor component is at most a factor of 1.2, preferably at most a factor of 1.1, larger than the lateral extent of the active zone of the optoelectronic semiconductor chip along the same lateral direction. 10. The optoelectronic semiconductor component according to claim 1 , wherein the connection carrier comprises an insulation bridge formed with an electrically insulating material, wherein the insulation bridge is embodied in an integral fashion and the insulation bridge is embodied in a multiply connected fashion in a plan view of a surface of the insulation bridge facing the growth substrate. 11. The optoelectronic semiconductor component according to claim 1 , wherein the semiconductor chip is contacted without bond wires, and wherein the connection carrier of the optoelectronic semiconductor component comprises through connections with solderable connection locations which are provided for the surface mounting of the optoelectronic semiconductor component. 12. The optoelectronic semiconductor component according to claim 1 , wherein side surfaces of the conversion layer that are spaced apart laterally with respect to the optoelectronic semiconductor chip have traces of singulation. 13. The optoelectronic semiconductor component according to claim 1 , wherein the connection carrier projects beyond the conversion layer at the side surfaces thereof. 14. A method for producing an optoelectronic semiconductor component according to claim 1 , comprising the following steps: providing a multiplicity of optoelectronic semiconductor chips; providing a connection carrier assemblage, comprising a multiplicity of connection carriers, having a multiplicity of electronic components; and connecting the optoelectronic semiconductor chips to the connection carrier assemblage at the top surface of the optoelectronic semiconductor chips facing away from the growth surface of the growth substrate, wherein at least one electronic component of the connection carrier assemblage is assigned to each optoelectronic semiconductor chip. 15. The method according to claim 14 , wherein a conversion layer is applied to the multiplicity of optoelectronic, semiconductor chips, such that it extends completely along the side surfaces of the growth substrate and the side surfaces of the optoelectronic semiconductor chip running transversely or perpendicularly with respect to the growth surface of the growth substrate. 16. The method according to claim 14 , wherein side surfaces of the conversion layer are produced by means of singulation through material of the conversion layer. 17. The method according to claim 14 , wherein applying the conversion layer is carried out before connecting the optoelectronic semiconductor chip to the connection carrier. 18. The method according to claim 14 , wherein the connection carrier assemblage is singulated at all side surfaces spaced apart laterally with respect to the at least one electronic component, wherein the singulation of the main body of the connection carrier assemblage is not carried out in the same method step as the singulation of the conversion layer.
Package configurations · CPC title
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Related publications grouped by family.
Answers are generated from the same data shown on this page.