Display device including pixel comprising first transistor second transistor and light-emitting element

US9780124B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9780124-B2
Application numberUS-201615221642-A
CountryUS
Kind codeB2
Filing dateJul 28, 2016
Priority dateApr 27, 2000
Publication dateOct 3, 2017
Grant dateOct 3, 2017

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

An active matrix display device having a pixel structure in which pixel electrodes, gate wirings and source wirings are suitably arranged in the pixel portions to realize a high numerical aperture without increasing the number of masks or the number of steps. The device comprises a gate electrode and a source wiring on an insulating surface, a first insulating layer on the gate electrode and on the source wiring, a semiconductor layer on the first insulating film, a second insulating layer on the semiconductor film, a gate wiring connected to the gate electrode on the second insulating layer, a connection electrode for connecting the source wiring and the semiconductor layer together, and a pixel electrode connected to the semiconductor layer.

First claim

Opening claim text (preview).

What is claimed is: 1. A display device including a pixel, the pixel comprising: a first transistor; a second transistor; a light-emitting element, a first wiring; a second wiring; and a third wiring, wherein one of a source and a drain of the first transistor is electrically connected to the first wiring, wherein a gate of the first transistor is electrically connected to the second wiring, wherein one of a source and a drain of the second transistor is electrically connected to a pixel electrode, wherein the other one of the source and the drain of the second transistor is electrically connected to the third wiring, wherein the first wiring comprises a first portion and a second portion, wherein the second wiring comprises a third portion and a fourth portion, wherein the third wiring comprises a fifth portion, wherein the first portion and the third portion are positioned on a first insulating surface, and wherein the second portion, the fourth portion, and the fifth portion are positioned on a second insulating surface. 2. The display device including the pixel according to claim 1 , wherein the other one of the source and the drain of the first transistor is electrically connected to the gate of the second transistor. 3. The display device including the pixel according to claim 1 , wherein the third wiring is configured to supply power potential. 4. The display device including the pixel according to claim 1 , wherein the gate of the first transistor comprises a first gate and a second gate. 5. The display device including the pixel according to claim 1 , wherein the first portion is parallel to the third portion. 6. The display device including the pixel according to claim 1 , wherein the second insulating surface is positioned over the first insulating surface. 7. A display device including a pixel, the pixel comprising: a first transistor; a second transistor; a light-emitting element, a first wiring; a second wiring; and a third wiring, wherein one of a source and a drain of the first transistor is electrically connected to the first wiring, wherein a gate of the first transistor is electrically connected to the second wiring, wherein one of a source and a drain of the second transistor is electrically connected to a pixel electrode, wherein the other one of the source and the drain of the second transistor is electrically connected to the third wiring, wherein the first wiring comprises a first portion and a second portion, wherein the second wiring comprises a third portion and a fourth portion, wherein the third wiring comprises a fifth portion, wherein the second portion, the fourth portion, and the fifth portion are positioned on a second insulating surface. 8. The display device including the pixel according to claim 7 , wherein the other one of the source and the drain of the first transistor is electrically connected to the gate of the second transistor. 9. The display device including the pixel according to claim 7 , wherein the third wiring is configured to supply power potential. 10. The display device including the pixel according to claim 7 , wherein the gate of the first transistor comprises a first gate and a second gate. 11. The display device including the pixel according to claim 7 , wherein the first portion is parallel to the third portion. 12. The display device including the pixel according to claim 7 , wherein the second insulating surface is positioned over a first insulating surface. 13. A display device including a pixel, the pixel comprising: a first transistor; a second transistor; a light-emitting element, a first wiring; a second wiring; and a third wiring, wherein one of a source and a drain of the first transistor is electrically connected to the first wiring, wherein a gate of the first transistor is electrically connected to the second wiring, wherein one of a source and a drain of the second transistor is electrically connected to a pixel electrode, wherein the other one of the source and the drain of the second transistor is electrically connected to the third wiring, wherein the first wiring comprises a first portion and a second portion, wherein the second wiring comprises a third portion and a fourth portion, wherein the third wiring comprises a fifth portion, and wherein the fourth portion and the fifth portion are positioned on a second insulating surface. 14. The display device including the pixel according to claim 13 , wherein the other one of the source and the drain of the first transistor is electrically connected to the gate of the second transistor. 15. The display device including the pixel according to claim 13 , wherein the third wiring is configured to supply power potential. 16. The display device including the pixel according to claim 13 , wherein the gate of the first transistor comprises a first gate and a second gate. 17. The display device including the pixel according to claim 13 , wherein the first portion is parallel to the third portion. 18. The display device including the pixel according to claim 13 , wherein the second insulating surface is positioned over a first insulating surface. 19. A display device including a pixel, the pixel comprising: a first transistor; a second transistor; a capacitor; and a light-emitting element, a first wiring; a second wiring; and a third wiring, wherein one of a source and a drain of the first transistor is electrically connected to the first wiring, wherein a gate of the first transistor is electrically connected to the second wiring, wherein one of a source and a drain of the second transistor is electrically connected to a pixel electrode, wherein the other one of the source and the drain of the second transistor is electrically connected to the third wiring, wherein the gate of the second transistor is electrically connected to a first electrode of the capacitor, wherein the first wiring comprises a first portion and a second portion, wherein the second wiring comprises a third portion and a fourth portion, wherein the third wiring comprises a fifth portion, wherein the first portion, the third portion, the gate of the first transistor, the gate of the second transistor, and the first electrode of the capacitor are positioned on a first insulating surface, and wherein the second portion, the fourth portion, and the fifth portion are positioned on a second insulating surface. 20. The display device including the pixel according to claim 19 , wherein the other one of the source and the drain of the first transistor is electrically connected to the gate of the second transistor, and wherein the other one of the source and the drain of the first transistor is electrically connected to the first electrode of the capacitor. 21. The display device including the pixel according to claim 19 , wherein the third wiring is configured to supply power potential. 22. The display device including the pixel according to claim 19 , wherein the gate of the first transistor comprises a first gate and a second gate. 23. The display device including the pixel according to claim 19 , wherein the first portion is parallel to the third portion. 24. The display device including the pixel according to claim 19 , wherein the first insulating surface is positioned over the second insulating surface.

Assignees

Inventors

Classifications

  • Hydrogenation or deuterisation, e.g. using atomic hydrogen from a plasma · CPC title

  • Pulsed laser beam · CPC title

  • Amorphous · CPC title

  • Silicon, silicon germanium or germanium · CPC title

  • using chemical vapour deposition [CVD] · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9780124B2 cover?
An active matrix display device having a pixel structure in which pixel electrodes, gate wirings and source wirings are suitably arranged in the pixel portions to realize a high numerical aperture without increasing the number of masks or the number of steps. The device comprises a gate electrode and a source wiring on an insulating surface, a first insulating layer on the gate electrode and on…
Who is the assignee on this patent?
Semiconductor Energy Lab
What technology area does this patent fall under?
Primary CPC classification H01L27/124. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Oct 03 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).