Prefixed summed length in graphics processing

US9779534B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9779534-B2
Application numberUS-201414321409-A
CountryUS
Kind codeB2
Filing dateJul 1, 2014
Priority dateAug 28, 2013
Publication dateOct 3, 2017
Grant dateOct 3, 2017

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

In an example, rendering graphics data includes determining, with a graphics processing unit (GPU), a texture offset for a current segment of a plurality of ordered segments of a dashed line, where the texture offset for the current segment of the plurality of ordered segments is based on an accumulation of lengths of segments that precede the current segment in the order, and pixel shading the current segment including applying the texture offset to determine a location of the current segment.

First claim

Opening claim text (preview).

What is claimed is: 1. A method of rendering graphics data, the method comprising: pixel shading, with a graphics processing unit (GPU), segments of the graphics data that precede a current segment of a plurality of ordered segments of a dashed line; determining, with the GPU, a texture offset for the current segment of the plurality of ordered segments of the dashed line, wherein the texture offset for the current segment of the plurality of ordered segments is based on an accumulation of lengths of the segments that precede the current segment in the order; applying the texture offset to determine a location of the current segment; and pixel shading the current segment at the determined location. 2. The method of claim 1 , wherein the plurality of segments includes one or more visible segments and one or more invisible segments, the method further comprising: determining, based on the determined location of the current segment, whether the current segment is a visible segment; and retaining the current segment based on the current segment being a visible segment or discarding the current segment based on the current segment not being a visible segment. 3. The method of claim 1 , further comprising: prior to determining the texture offset for the current segment, geometry shading the dashed line to form the plurality of ordered segments; and determining a length value for the current segment, such that determining the texture offset based on the accumulation of lengths comprises determining the texture offset based on the length value. 4. The method of claim 3 , wherein determining the length value comprises generating a linelength scalar value specifying a length of preceding segments in the order. 5. The method of claim 1 , further comprising: rasterizing each of the segments of the plurality of ordered segments, wherein applying the texture offset comprises applying the texture offset to the rasterized current segment after the current segment has been rasterized. 6. The method of claim 1 , wherein applying the texture offset comprises determining a texture coordinate value for the current segment indicating the location. 7. The method of claim 1 , wherein the pixel shading is included in a path rendering process for the dashed line including stroking the dashed line. 8. The method of claim 1 , further comprising determining the order of the segments during geometry shading of the segments, such that the order of the segments is a primitive order. 9. An apparatus for rendering graphics data, the apparatus comprising: a graphics processing unit (GPU) configured to: pixel shade segments of the graphics data that precede a current segment of a plurality of ordered segments of a dashed line; determine a texture offset for the current segment of the plurality of ordered segments of the dashed line, wherein the texture offset for the current segment of the plurality of ordered segments is based on an accumulation of lengths of the segments that precede the current segment in the order; apply the texture offset to determine a location of the current segment; and pixel shade the current segment at the determined location; and a memory configured to store the current segment. 10. The apparatus of claim 9 , wherein the plurality of segments includes one or more visible segments and one or more invisible segments, the GPU further configured to: determine, based on the determined location of the current segment, whether the current segment is a visible segment; and retain the current segment based on the current segment being a visible segment or discard the current segment based on the current segment not being a visible segment. 11. The apparatus of claim 9 , wherein the GPU is further configured to: prior to determining the texture offset for the current segment, geometry shade the dashed line to form the plurality of ordered segments; and determine a length value for the current segment, such that determining the texture offset based on the accumulation of lengths comprises determining the texture offset based on the length value. 12. The apparatus of claim 11 , wherein to determine the length value, the GPU is configured to generate a linelength scalar value specifying a length of preceding segments in the order. 13. The apparatus of claim 9 , wherein the GPU is further configured to: rasterize each of the segments of the plurality of ordered segments, wherein to apply the texture offset, the GPU is configured to apply the texture offset to the rasterized current segment after the current segment has been rasterized. 14. The apparatus of claim 9 , wherein to apply the texture offset, the GPU is configured to determine a texture coordinate value for the current segment indicating the location. 15. The apparatus of claim 9 , wherein the pixel shading is included in a path rendering process for the dashed line including stroking the dashed line. 16. The apparatus of claim 9 , wherein the GPU is further configured to determine the order of the segments during geometry shading of the segments, such that the order of the segments is a primitive order. 17. An apparatus for rendering graphics data, the apparatus comprising: means for pixel shading, with a graphics processing unit (GPU), segments of the graphics data that precede a current segment of a plurality of ordered segments of a dashed line; means for determining, with the GPU, a texture offset for the current segment of the plurality of ordered segments of the dashed line, wherein the texture offset for the current segment of the plurality of ordered segments is based on an accumulation of lengths of the segments that precede the current segment in the order; means for applying the texture offset to determine a location of the current segment; and means for pixel shading the current segment at the determined location. 18. The apparatus of claim 17 , wherein the plurality of segments includes one or more visible segments and one or more invisible segments, the apparatus further comprising: means for determining, based on the determined location of the current segment, whether the current segment is a visible segment; and means for retaining the current segment based on the current segment being a visible segment or discarding the current segment based on the current segment not being a visible segment. 19. The apparatus of claim 17 , further comprising: prior to determining the texture offset for the current segment, means for geometry shading the dashed line to form the plurality of ordered segments; and means for determining a length value for the current segment, such that determining the texture offset based on the accumulation of lengths comprises determining the texture offset based on the length value. 20. The apparatus of claim 19 , wherein the means for determining the length value comprises means for generating a linelength scalar value specifying a length of preceding segments in the order. 21. The apparatus of claim 17 , further comprising: means for rasterizing each of the segments of the plurality of ordered segments, wherein the means for applying the texture offset comprises means for applying the texture offset to the rasterized current segment after the current segment has been rasterized. 22. The apparatus of claim 17 , wherein the means for applying the texture offset comprises means for determining a texture coordinate value for the current segment indicating th

Assignees

Inventors

Classifications

  • G06T15/005Primary

    General purpose rendering architectures · CPC title

  • Shading · CPC title

  • Memory management · CPC title

  • Filling planar surfaces by adding surface attributes, e.g. adding colours or textures · CPC title

  • Processor architectures; Processor configuration, e.g. pipelining · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9779534B2 cover?
In an example, rendering graphics data includes determining, with a graphics processing unit (GPU), a texture offset for a current segment of a plurality of ordered segments of a dashed line, where the texture offset for the current segment of the plurality of ordered segments is based on an accumulation of lengths of segments that precede the current segment in the order, and pixel shading the…
Who is the assignee on this patent?
Qualcomm Inc
What technology area does this patent fall under?
Primary CPC classification G06T15/005. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Oct 03 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 3 related publications on this page (citations in our corpus or others sharing the same primary CPC).