Method of operating data storage device using size and write speed information and method of operating system including the same

US9778849B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9778849-B2
Application numberUS-201514659685-A
CountryUS
Kind codeB2
Filing dateMar 17, 2015
Priority dateMar 24, 2014
Publication dateOct 3, 2017
Grant dateOct 3, 2017

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A method of operating a data storage device is provided. Size information of write data and write speed information is received from a host. A first write area is determined to store the write data based on the size information and the write speed information. The write data is received from the host. The write data is written to the first write area using at least one method selected among a plurality of write methods according to the write speed information.

First claim

Opening claim text (preview).

What is claimed is: 1. A method of operating a data storage device, the method comprising: receiving size information of write data and write speed information from a host; determining a first write area to store the write data based on the size information and the write speed information; receiving the write data from the host; and writing the write data to the first write area using at least one method selected among a plurality of write methods according to the write speed information, wherein the first write area includes a plurality of memory regions, the data storage device determines a write method and a size of each memory region to enable all the write data to be written within a write time corresponding to the write speed information. 2. The method of claim 1 , further comprising migrating part of the write data from the first write area to a second write area during a migration time according to the write speed information, wherein the migrating of the part of the write data is performed while the writing of the write data is performed, and wherein the part of the write data is stored in the first write area before the migrating of the part of the write data is performed. 3. The method of claim 2 , wherein the migration time is determined according to the write speed information. 4. The method of claim 1 , wherein the size information and the write speed information are included in different commands. 5. The method of claim 1 , wherein the determining of the first write area comprises securing an available memory space by performing a background operation. 6. The method of claim 5 , wherein the background operation is performed in response to a command outputted from the host. 7. The method of claim 5 , wherein the background operation is performed during an idle time determined by the host. 8. The method of claim 1 , wherein the plurality of write methods comprise a single-level cell write method and at least one multi-level cell write methods. 9. The method of claim 8 , wherein the writing of the portion of the write data comprises performing a background operation while a part of the portion of the write data is written to the first write area using the at least one multi-level cell write methods. 10. The method of claim 1 , further comprising: storing information about a size of the first write area in a register after determining the first write area; and initializing the register in response to an initialization command outputted from the host after the write data is written to the first write area. 11. The method of claim 1 , wherein the determining of the first write area comprises: detecting an available write area in the data storage device based on the size information and the write speed information; storing the available write area information in a register; transmitting the available write area information to the host in response to a first command outputted from the host; and performing a background operation for determining the first write area in response to a second command output from the host based on the available write area information. 12. The method of claim 11 , wherein the register is an Ext CSD register and the first command is CMD8. 13. The method of claim 1 , wherein the determining the first write area comprises: detecting an available write area in the data storage device based on the size information and the write speed information; storing available write area information in a register of the data storage device; transmitting the available write area information to the host in response to a first command output from the host; and performing a background operation for determining the first write area until receiving a second command. 14. A method of operating a data processing system including a host and a data storage device, the method comprising: receiving, by the data storage device, size information of write data and write speed information from the host; determining, by the data storage device, a first write area to store the write data based on the size information and the write speed information; receiving, by the data storage device, the write data from the host; and writing, by the data storage device, the write data to the first write area using at least one method selected among a plurality of write methods according to the write speed information, wherein the first write area includes a plurality of memory regions, the data storage device determines a write method and a size of each memory region to enable all the write data to be written within a write time corresponding to the write speed information. 15. The method of claim 14 , wherein the writing of the write data comprises performing a background operation while the write data is written to the first write area using the at least one write method. 16. The method of claim 14 , wherein the determining of the first write area comprises: detecting, by the data storage device, an available write area in the data storage device based on the size information and the write speed information; storing, by the data storage device, available write area information in a register; transmitting, by the data storage device, the available write area information to the host in response to a first command outputted from the host; and transmitting, by the host, a second command to the data storage device based on the available write area information, and performs, by the data storage device, a background operation for determining the first write area in response to the second command. 17. The method of claim 14 , wherein the determining the first write area comprises: detecting, by the data storage device, an available write area in the data storage device based on the size information and the write speed information; storing, by the data storage device, available write area information in a register using the data storage device; transmitting, by the data storage device, the available write area information to the host in response to a first command output from the host; and transmitting, by the host, a second command to the data storage device based on the available write area information, and performs, by the data storage device, a background operation for determining the first write area until receiving the second command. 18. A method of operating a data processing system including a host and a data storage device including a memory space which is formed of a plurality of multi-level memory cells, the method comprising: sending, by the host, memory allocation information for data to be written to the data storage device, wherein the memory allocation information includes bandwidth information and data size information; calculating, by the data storage device, a data size necessary to store the data using the data size information and the bandwidth information; detecting, by the host, an available memory space of the memory space to write the data; performing, by the host, one of a write operation on the available memory space according to the bandwidth information and a background operation on the memory space to secure more available memory space for a write operation, according to a detection result of the detecting of the available memory space, wherein the bandwidth information indicates a rate at which the data is to be written to the data storage device. 19. The method of claim 18 , wherein the available memory space is allocated using a plurality of combinations of a single level cell region and

Assignees

Inventors

Classifications

  • Management of blocks · CPC title

  • Command handling arrangements, e.g. command buffers, queues, command scheduling · CPC title

  • Non-volatile semiconductor memory device, e.g. flash memory, one time programmable memory [OTP] · CPC title

  • Latency reduction · CPC title

  • G06F3/061Primary

    Improving I/O performance · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9778849B2 cover?
A method of operating a data storage device is provided. Size information of write data and write speed information is received from a host. A first write area is determined to store the write data based on the size information and the write speed information. The write data is received from the host. The write data is written to the first write area using at least one method selected among a p…
Who is the assignee on this patent?
Samsung Electronics Co Ltd
What technology area does this patent fall under?
Primary CPC classification G06F3/061. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Oct 03 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).