Array substrate, liquid crystal display panel and liquid crystal display device

US9778523B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9778523-B2
Application numberUS-201615075151-A
CountryUS
Kind codeB2
Filing dateApr 5, 2016
Priority dateJan 25, 2016
Publication dateOct 3, 2017
Grant dateOct 3, 2017

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

An array substrate, a liquid crystal display panel and a liquid crystal display device of the present disclosure provided are designed to form a MIS storage capacitor by the polycrystalline semiconductor layer, the first metal layer and the insulating layer between the two or the polycrystalline semiconductor layer, the second metal layer and the insulating layer between the two. When one side of the first metal layer or the second metal layer is receiving the negative gray scale voltage, a P—Si in the polycrystalline semiconductor layer will gather to form a cavity, when receiving the positive gray scale voltage, a blocking layer will be formed on the P—Si to reduce the capacity of the MIS storage capacitor.

First claim

Opening claim text (preview).

What is claimed is: 1. An array substrate, wherein the array substrate comprises a substrate base material and a first metal layer, an insulating layer, a polycrystalline semiconductor layer and a second metal layer formed on the substrate base material, the first metal layer comprises a spaced first zone and a spaced second zone, the first metal layer of the first zone is a gate electrode of a TFT of the array substrate, the second metal layer comprises a spaced third zone and a spaced fourth zone, the second metal layer of the third zone and the second metal layer of the fourth zone are respectively a source electrode and a drain electrode of the TFT, wherein the polycrystalline semiconductor layer and the first metal layer of the second zone are insulating overlapped by the sandwiched insulating layer to form a MIS storage capacitor of the array substrate; wherein the array substrate further comprises a dielectric isolation layer formed between the first metal layer and the second metal layer, the polycrystalline semiconductor layer is connected with a conductive metal layer of the array substrate, a first contact hole is formed by the dielectric isolation layer, the first metal layer of the second zone is connected with the second metal layer of the fourth zone by the first contact hole, thus the MIS storage capacitor is formed in the polycrystalline semiconductor layer, the first metal layer of the second zone and the insulating layer located between the two. 2. The array substrate according to claim 1 , wherein the gate electrode of the TFT is on the polycrystalline semiconductor layer, the array substrate further comprises a light-shading metal layer formed on the substrate base material and a buffer layer arranged between the light-shading metal layer and the polycrystalline semiconductor layer, the light-shading metal layer is under the first zone. 3. The array substrate according to claim 2 , wherein the light-shading metal layer comprises a spaced fifth zone and a spaced sixth zone, the fifth zone is under the first zone, the conductive metal layer of the array substrate comprises the light-shading metal layer of the sixth zone, a second contact hole is formed by the buffer layer, the polycrystalline semiconductor layer is connected with the light-shading metal layer of the sixth zone by the second contact hole. 4. The array substrate according to claim 3 , wherein the light-shading metal layer of the sixth zone is across an active area of the array substrate, the array substrate further comprises a common electrode arranged on the substrate base material, the light-shading metal layer of the sixth zone is connected with the common electrode at periphery of the active area. 5. The array substrate according to claim 1 , wherein the polycrystalline semiconductor layer comprises a heavily doped polysilicon layer. 6. The array substrate according to claim 5 , wherein the heavily doped polysilicon layer is heavily doped with Be. 7. A liquid crystal display panel comprising the array substrate as claimed in claim 1 . 8. A liquid crystal display device, wherein the liquid crystal display device comprises a liquid crystal display panel and a light source module providing light to the liquid crystal display panel, wherein the liquid crystal display panel is the liquid crystal display panel of claim 7 .

Assignees

Inventors

Classifications

  • Physics · mapped topic

  • Storage capacitors associated with the pixel electrode · CPC title

  • in which the switching element is a three-electrode device {(G02F1/136277 takes precedence)} · CPC title

  • Colour filters · CPC title

  • Insulating layers (G02F1/1335, G02F1/1337, G02F1/135, G02F1/136 take precedence) · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9778523B2 cover?
An array substrate, a liquid crystal display panel and a liquid crystal display device of the present disclosure provided are designed to form a MIS storage capacitor by the polycrystalline semiconductor layer, the first metal layer and the insulating layer between the two or the polycrystalline semiconductor layer, the second metal layer and the insulating layer between the two. When one side …
Who is the assignee on this patent?
Wuhan China Star Optoelectronics Technology Co Ltd, Wuhan China Star Optoelectronics Technology Co Ltd
What technology area does this patent fall under?
Primary CPC classification G02F1/136213. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Oct 03 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).