Double-balanced field-effect transistor mixer with direct single-ended intermediate frequency outputs

US9774297B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9774297-B2
Application numberUS-201615158339-A
CountryUS
Kind codeB2
Filing dateMay 18, 2016
Priority dateNov 13, 2015
Publication dateSep 26, 2017
Grant dateSep 26, 2017

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A double-balanced FET mixer may include: single-ended RF port that receives or delivers single-ended RF signal; RF balun that converts the received single-ended RF signal into differential RF signal or generates delivered single-ended RF signal from received differential RF signal; local oscillator input port receives local oscillator signal; direct IF port receives or delivers an IF signal; and at least two FETs process the local oscillator signal and generate or process the differential RF signal and IF signal. The mixer may have no IF balun separate and distinct from tRF balun; may receive an input signal at RF port and generates output signal at IF port. The mixer may receive input signal at IF port and generate an output signal at the RF port, the output signal in either case being plus or minus the local oscillator signal. The double-balanced FET mixer may operate with IF frequencies down to DC.

First claim

Opening claim text (preview).

We claim: 1. A double-balanced FET mixer comprising: a single-ended RF port that receives or delivers a single-ended RF signal; an RF balun that converts the received single-ended RF signal into a differential RF signal or that generates the delivered single-ended RF signal from a received differential RF signal; a local oscillator input port that receives a local oscillator signal; an IF port that receives or delivers a single-ended IF signal; and a passive mixer core comprising at least two field-effect transistors that process the local oscillator signal and that generate or process the differential RF signal and the single-ended IF signal. 2. The double-balanced FET mixer of claim 1 , wherein the delivered RF signal has a frequency that is the frequency of the IF signal plus or minus the local oscillator signal. 3. The double-balanced FET mixer of claim 1 , wherein the IF signal has a frequency that is the frequency of the received RF signal plus or minus a frequency of the local oscillator signal. 4. The double-balanced FET mixer of claim 1 , wherein the single-ended IF signal has DC frequency. 5. The double-balanced FET mixer of claim 1 , wherein two of the field-effect transistors have source terminals coupled to the RE balun, so as to receive the differential RF signal. 6. The double-balanced FET mixer of claim 1 , wherein the local oscillator signal comprises a differential signal, and wherein the differential signal is provided across the gate terminals of two of the field-effect transistors. 7. The double-balanced FET mixer of claim 1 , wherein the IF port is taken directly connected from a common node connecting drain terminals of two of the field-effect transistors without an intervening balun. 8. The double-balanced FET mixer of claim 1 , wherein the RF balun comprises a wideband RF balun. 9. The double-balanced FET mixer of claim 1 , wherein the local oscillator signal comprises a single-ended signal and wherein the double-balanced FET mixer further comprises a local oscillator balun connected to the single-ended signal to provide a differential LO signal. 10. The double-balanced FET mixer of claim 9 , further comprising a buffer which amplifies the differential LO signal. 11. The double-balanced FET mixer of claim 1 , wherein the drain terminals of two of the field-effect transistors are connected to a ground reference. 12. The double-balanced FET mixer of claim 1 , wherein one or more of the field-effect transistors are each implemented by two or more MOS transistors with common source, drain and gate terminals. 13. The double-balanced FET mixer of claim 1 , wherein the double-balanced FET mixer implements one of the mixers in a triple-balanced mixer. 14. The double-balanced FET mixer of claim 1 , wherein the double-balanced FET mixer implements one of the mixers in an IQ mixer, an image reject mixer or a single side band mixer. 15. The double-balanced FET mixer of claim 14 , further comprises a hybrid generating quadrature signals for the mixers of the IQ mixer.

Assignees

Inventors

Classifications

  • H03D7/1458Primary

    Double balanced arrangements, i.e. where both input signals are differential · CPC title

  • using field-effect transistors (H03D7/145 takes precedence) · CPC title

  • Networks for transforming balanced signals into unbalanced signals and vice versa, e.g. baluns · CPC title

  • Balun circuits · CPC title

  • Passive mixer arrangements · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9774297B2 cover?
A double-balanced FET mixer may include: single-ended RF port that receives or delivers single-ended RF signal; RF balun that converts the received single-ended RF signal into differential RF signal or generates delivered single-ended RF signal from received differential RF signal; local oscillator input port receives local oscillator signal; direct IF port receives or delivers an IF signal; an…
Who is the assignee on this patent?
Linear Tech Corp
What technology area does this patent fall under?
Primary CPC classification H03D7/1458. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Sep 26 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).