Epitaxial wafer and method for manufacturing same

US9773932B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9773932-B2
Application numberUS-201415028225-A
CountryUS
Kind codeB2
Filing dateAug 18, 2014
Priority dateOct 22, 2013
Publication dateSep 26, 2017
Grant dateSep 26, 2017

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

An epitaxial wafer which allows manufacture of a photodiode having suppressed dark current and ensured sensitivity, and a method for manufacturing the epitaxial wafer, are provided. The epitaxial wafer of the present invention includes: a III-V semiconductor substrate; and a multiple quantum well structure disposed on the substrate, and including a plurality of pairs of a first layer and a second layer. The total concentration of elements contained as impurities in the multiple quantum well structure is less than or equal to 5×10 15 cm −3 .

First claim

Opening claim text (preview).

The invention claimed is: 1. An epitaxial wafer comprising: a III-V semiconductor substrate; and a multiple quantum well structure disposed on the substrate, and including a plurality of pairs of a first layer and a second layer, wherein sulfur, selenium, and tellurium are contained as impurities, wherein a total concentration of elements contained as impurities in the multiple quantum well structure is less than or equal to 5×10 15 cm −3 , and wherein the multiple quantum well structure contains antimony as a constituent element thereof. 2. The epitaxial wafer according to claim 1 , wherein silicon, germanium, and tin are further contained as impurities, and a total concentration of sulfur, selenium, tellurium, silicon, germanium, and tin contained as impurities is less than or equal to 5×10 15 cm −3 . 3. The epitaxial wafer according to claim 1 , wherein the substrate comprises InP, and in the multiple quantum well structure, the first layer comprises a semiconductor that contains at least Ga, As, and Sb, and the second layer comprises a semiconductor that contains at least In, Ga, and As. 4. The epitaxial wafer according to claim 1 , further comprising: a first conductivity type III-V semiconductor layer disposed on a side, facing the substrate, of the multiple quantum well structure; and a second conductivity type III-V semiconductor layer disposed on the multiple quantum well structure. 5. A photodiode manufactured by using the epitaxial wafer according to claim 1 . 6. The epitaxial wafer according to claim 1 , wherein the antimony is contained as a constituent element in only the first layer, and an aggregate concentration of sulfur, selenium, tellurium, silicon, germanium, and tin contained as impurities in the first layer is less than or equal to 1×10 16 cm −3 . 7. The epitaxial wafer according to claim 6 , wherein the total concentration of sulfur, selenium, tellurium, silicon, germanium, and tin contained as impurities in the second layer is less than or equal to 1×10 15 cm −3 . 8. The epitaxial wafer according to claim 1 , further comprising: a diffusive-concentration-distribution-adjusting layer disposed on the multiple quantum well structure, and comprising a III-V semiconductor; and a window layer disposed on the diffusive-concentration-distribution-adjusting layer, and comprising a III-V semiconductor. 9. The epitaxial wafer according to claim 8 , wherein the window layer comprises InP, and a regrown interface on which at least one of oxygen, carbon, and hydrogen is accumulated is absent at a boundary portion between the InP window layer and a layer beneath the InP window layer. 10. A method for manufacturing an epitaxial wafer on a III-V semiconductor substrate, comprising the steps of; growing a III-V semiconductor buffer layer on the substrate; and growing a multiple quantum well structure comprising a III-V semiconductor on the buffer layer, wherein sulfur, selenium, and tellurium are contained as impurities, and wherein the multiple quantum well structure contains antimony as a constituent element thereof, wherein in the step of growing the multiple quantum well structure, the multiple quantum well structure is grown by metal-organic vapor phase epitaxy so that a total concentration of elements contained as impurities in the multiple quantum well structure is less than or equal to 5×10 15 cm −3 . 11. The method for manufacturing the epitaxial wafer according to claim 10 , wherein, in the step of growing the multiple quantum well structure, a metal-organic source in which a total concentration of sulfur, selenium, tellurium, silicon, germanium, and tin is less than or equal to 0.5 ppm is used as a source of antimony used for the metal-organic vapor phase epitaxy.

Assignees

Inventors

Classifications

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9773932B2 cover?
An epitaxial wafer which allows manufacture of a photodiode having suppressed dark current and ensured sensitivity, and a method for manufacturing the epitaxial wafer, are provided. The epitaxial wafer of the present invention includes: a III-V semiconductor substrate; and a multiple quantum well structure disposed on the substrate, and including a plurality of pairs of a first layer and a seco…
Who is the assignee on this patent?
Sumitomo Electric Industries
What technology area does this patent fall under?
Primary CPC classification H01L31/035236. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Sep 26 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).