Systems and methods for aging compensation in AMOLED displays

US9773439B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9773439-B2
Application numberUS-201213481790-A
CountryUS
Kind codeB2
Filing dateMay 26, 2012
Priority dateMay 27, 2011
Publication dateSep 26, 2017
Grant dateSep 26, 2017

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Circuits for programming, monitoring, and driving pixels in a display are provided. Circuits generally include a driving transistor to drive current through a light emitting device according to programming information which is stored on a storage device, such as a capacitor. One or more switching transistors are generally included to select the circuits for programming, monitoring, and/or emission. Circuits advantageously incorporate emission transistors to selectively couple the gate and source terminals of a driving transistor to allow programming information to be applied to the driving transistor independently of a resistance of a switching transistor.

First claim

Opening claim text (preview).

What is claimed is: 1. A system for compensating individual pixel circuits in a display array of a multiplicity of pixel circuits, the system comprising: each of said pixel circuits being adapted to be programmed according to programming information, during a programming cycle, and driven to emit light according to the programming information, during an emission cycle, each pixel circuit including: a light emitting device for emitting light during the emission cycle, a driving transistor for conveying current through the light emitting device during the emission cycle, a storage capacitor for being charged with a voltage based at least in part on the programming information, during the programming cycle, and an emission control transistor arranged to selectively connect, during the emission cycle, at least two of the light emitting device, the driving transistor, and the storage capacitor, such that current is conveyed through the light emitting device via the driving transistor according to the voltage on the storage capacitor; and a driver for programming the pixel circuit via a data line by charging the storage capacitor according to the programming information; a monitor for extracting a voltage or a current from the pixel circuit indicative of aging degradation of the pixel circuit; and a controller for operating the monitor and the driver and configured to: receive an indication of the amount of degradation from the monitor; receive a data input indicative of an amount of luminance to be emitted from the light emitting device; determine an amount of compensation to provide to the pixel circuit based on the amount of degradation; and provide the programming information to the driver to program the pixel circuit, wherein the programming information is based at least in part on the received data input and the determined amount of compensation; wherein the emission control transistor couples the storage capacitor across a gate terminal and a source terminal of the driving transistor during the emission cycle, the pixel circuit further comprising: a data switch transistor, operated according to a select line, for coupling the data line to a terminal of the storage capacitor coupled to the gate terminal of the driving transistor; and a monitoring switch transistor, operated according to the select line, for coupling a monitor line to a terminal of the storage capacitor coupled to the emission control transistor, the monitor line being coupled to the monitor for measuring the current through the drive transistor during the monitoring cycle. 2. The system according to claim 1 , wherein the monitor line is fixed at a calibration voltage during the monitoring cycle, the calibration voltage being sufficient to turn off the light emitting device such that, during the monitoring cycle, current through the driving transistor is not conveyed through the light emitting device. 3. The system according to claim 1 , wherein the emission control transistor is coupled between the storage capacitor and the light emitting device, thereby isolating the storage capacitor from the light emitting device, during the programming phase, so as to prevent the voltage applied to the storage capacitor from being influenced by an internal capacitance of the light emitting device. 4. The system according to claim 1 , wherein the emission control transistor is coupled between the source terminal of the driving transistor and the light emitting device, thereby preventing the driving transistor from conveying current to the light emitting device while the emission control transistor is switched off. 5. The system according to claim 4 , wherein a terminal of the emission transistor coupled to the driving transistor is also coupled to the storage capacitor and the monitoring switch transistor. 6. The system according to claim 1 , wherein the pixel circuit further includes: a data switch transistor, operated according to a first select line, for coupling the data line to a terminal of the storage capacitor coupled to the gate terminal of the driving transistor; and a monitoring switch transistor, operated according to a second select line, for coupling the data line to a terminal of the storage capacitor coupled to the emission control transistor, the monitor line being coupled to the monitor for measuring the current through the drive transistor during the monitoring phase. 7. A pixel circuit for driving a light emitting device, the pixel circuit comprising: a driving transistor for driving current through a light emitting device according to a driving voltage applied across the driving transistor; a storage capacitor for being charged, during a programming cycle, with the driving voltage; an emission control transistor for connecting at least two of the driving transistor, the light emitting device, and the storage capacitor, such that current is conveyed through the driving transistor, during the emission cycle, according to voltage charged on the storage capacitor; and at least one switch transistor for connecting a current path through the driving transistor to a monitor for receiving indications of aging information based on the current through the driving transistor, during a monitoring cycle. 8. The pixel circuit according to claim 7 , wherein the emission control transistor is connected in series with the light emitting device so as to prevent the driving transistor from conveying a current through the at least one switch transistor while the pixel circuit is being programmed during the programming cycle. 9. The pixel circuit according to claim 8 , wherein the pixel circuit is programmed independent of a resistance of the at least one switch transistor. 10. The pixel circuit according to claim 7 , wherein the storage capacitor is connected across a gate terminal and a source terminal of the driving transistor during the emission cycle via the emission control transistor, and wherein the storage capacitor is disconnected from at least one of the gate terminal or the source terminal of the driving transistor during a programming cycle. 11. The pixel circuit according to claim 7 , further including: a data switch transistor, operated according to a select line, for coupling, during the programming cycle, the data line to a terminal of the storage capacitor coupled to the gate terminal of the driving transistor; and wherein the at least one switch transistor is a monitoring switch transistor, operated according to the select line or another select line, for conveying a current or voltage indicative of an amount of degradation of the pixel circuit to the monitor, during the monitoring cycle, the monitoring switch transistor being coupled to both the emission control transistor and the storage capacitor. 12. The pixel circuit according to claim 7 , wherein the emission transistor and the storage capacitor are coupled in series between the gate terminal and source terminal of the driving transistor. 13. The pixel circuit according to claim 7 , wherein the light emitting device includes an organic light emitting diode.

Assignees

Inventors

Classifications

  • G09G3/3233Primary

    with pixel circuitry controlling the current through the light-emitting element · CPC title

  • Test circuits or failure detection circuits included in a display system, as permanent part thereof · CPC title

  • Details of drivers for scan electrodes · CPC title

  • Details of flat display driving waveforms · CPC title

  • by monitoring each display pixel · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9773439B2 cover?
Circuits for programming, monitoring, and driving pixels in a display are provided. Circuits generally include a driving transistor to drive current through a light emitting device according to programming information which is stored on a storage device, such as a capacitor. One or more switching transistors are generally included to select the circuits for programming, monitoring, and/or emiss…
Who is the assignee on this patent?
Chaji Gholamreza, Ignis Innovation Inc
What technology area does this patent fall under?
Primary CPC classification G09G3/3233. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Sep 26 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).