Mitigating unauthorized access to data traffic

US9769123B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9769123-B2
Application numberUS-201313863168-A
CountryUS
Kind codeB2
Filing dateApr 15, 2013
Priority dateSep 6, 2012
Publication dateSep 19, 2017
Grant dateSep 19, 2017

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

One particular example implementation of an apparatus for mitigating unauthorized access to data traffic, comprises: an operating system stack to allocate unprotected kernel transfer buffers; a hypervisor to allocate protected memory data buffers, where data is to be stored in the protected memory data buffers before being copied to the unprotected kernel transfer buffers; and an encoder module to encrypt the data stored in the protected memory data buffers, where the unprotected kernel transfer buffers receive a copy the encrypted data.

First claim

Opening claim text (preview).

What is claimed is: 1. An apparatus for mitigating unauthorized access to data traffic, the apparatus comprising: a hardware processor; memory; an operating system stack to allocate unprotected kernel transfer buffers in the memory; a host controller to receive data from peripheral hardware, wherein the data is at least one of video data or audio data, and wherein a policy is constructed to automatically control access to the data based on a location of the apparatus; a hypervisor to allocate protected memory data buffers and secure memory mapped input/output (MMIO) regions, wherein the hypervisor is booted in a secure manner and the secure boot of the hypervisor is verified, wherein addresses for the protected memory data buffers are to be stored in the secure MMIO regions, wherein the data is to be stored in the protected memory data buffers before being copied to the unprotected kernel transfer buffers and before the data is accessed by operating system drivers for the peripheral hardware, wherein the protected data buffers are only accessible by trusted applications, wherein the hypervisor is located above the host controller in a data processing flow and below a video or audio driver in the data processing flow; and an encoder module to encrypt the data stored in the protected memory data buffers, wherein the unprotected kernel transfer buffers receive a copy of the encrypted data. 2. The apparatus of claim 1 , wherein the hypervisor is configured to protect the protected memory data buffers using extended page tables so that the protected memory data buffers are not accessible to unauthorized software. 3. The apparatus of claim 2 , the apparatus further comprising: an input/output memory management unit programmed by the hypervisor to control access to the protected memory data buffers, wherein the protected memory data buffers are not accessible by unauthorized user equipment. 4. The apparatus of claim 3 , wherein the unprotected kernel transfer buffers and the protected memory data buffers are to be allocated when an authorized application that will use the data is initialized. 5. The apparatus of claim 3 , wherein the hypervisor is configured to allocate the secure memory mapped input/output (MMIO) regions, wherein pointers to the protected memory data buffers are to be stored in the secure MMIO regions. 6. The apparatus of claim 5 , wherein only authorized user equipment can access the secure MMIO regions. 7. The apparatus of claim 1 , the apparatus further comprising: an input/output memory management unit to ensure that the data stored in the protected memory data buffers originated from an authorized source and was not subject to modifications or replay attacks by malware. 8. The apparatus of claim 7 , wherein the input/output memory management unit is configured to validate data integrity by verifying at least one cryptographic hash or at least one signature passed with the data from the authorized source. 9. The apparatus of claim 1 , wherein the unprotected kernel transfer buffers are used to copy the data to an application that requested the data. 10. The apparatus of claim 9 , wherein the application that requested the data is configured to decrypt the data. 11. The apparatus of claim 1 , wherein the protected memory data buffers are to be protected by the hypervisor. 12. The apparatus of claim 1 , further comprising: memory, wherein the memory includes at least one access control policy that does not allow access to data from the peripheral hardware when the apparatus is in a secure area but does allow access to data from the peripheral hardware when the apparatus is outside of the secure area. 13. At least one non-transitory machine readable storage medium comprising instructions that, when executed, cause an apparatus to: allocate unprotected kernel transfer buffers in a memory element; receive data from peripheral hardware at a host controller, wherein the data is at least one of video data or audio data, and wherein a policy is constructed to automatically control access to the data based on a location of the apparatus; allocate protected memory data buffers and secure memory mapped input/output (MMIO) regions using a hypervisor, wherein the hypervisor is booted in a secure manner and the secure boot of the hypervisor is verified, wherein the data is stored in the protected memory data buffers before being copied to the unprotected kernel transfer buffers and before the data is accessed by operating system drivers for the peripheral hardware, wherein addresses for the protected memory data buffers are to be stored in the secure MMIO regions, wherein the hypervisor is located above the host controller in a data processing flow and below a video or audio driver in the data processing flow; encrypt the data stored in the protected memory data buffers, wherein the protected data buffers are only accessible by trusted applications; and copy the encrypted data to the unprotected kernel transfer buffers. 14. The medium of claim 13 , wherein the protected memory data buffers are protected by the hypervisor using extended page tables so that the protected memory data buffers are not accessible by unauthorized software. 15. The medium of claim 14 , further comprising instructions to: control access to the protected memory data buffers using an input/output memory management unit programmed by the hypervisor, wherein the protected memory data buffers are not accessible by unauthorized user equipment. 16. The medium of claim 13 , wherein, the unprotected kernel transfer buffers and the protected memory data buffers are allocated when an authorized application that will use the data is initialized. 17. The medium of claim 13 , wherein pointers to the protected memory data buffers are stored in the secure MMIO regions. 18. The medium of claim 17 , wherein only authorized user equipment can access the secure MMIO regions. 19. The medium of claim 13 , further comprising instructions to: ensure that the data stored in the protected memory data buffers originated from an authorized source and was not subject to modifications or replay attacks by malware. 20. The medium of claim 19 , further comprising instructions to: validate data integrity by verifying at least one cryptographic hash or at least one signature passed with the data from the authorized source. 21. The medium of claim 13 , wherein the unprotected kernel transfer buffers are used to copy the data to an application that requested the data and the application that requested the data decrypts the data. 22. A method for mitigating unauthorized access to data traffic, comprising: allocating, using a hardware processor, unprotected kernel transfer buffers; receiving data from peripheral hardware, wherein the data is at least one of video data or audio data, and wherein a policy is constructed to automatically control access to the data based on a location of the apparatus; allocating protected memory data buffers and secure memory mapped input/output (MMIO) regions using a hypervisor, wherein the hypervisor is booted in a secure manner and the secure boot of the hypervisor is verified, wherein the data is stored in the protected memory data buffers before being copied to the unprotected kernel transfer buffers and before the data is accessed by operating system drivers for the peripheral hardware, wherein the protected data buffers are only accessible by trusted applications, wherein addresses f

Assignees

Inventors

Classifications

  • by executing in a restricted environment, e.g. sandbox or secure virtual machine · CPC title

  • by securing the transmission between two devices or processes · CPC title

  • G06F21/52Primary

    during program execution, e.g. stack integrity {; Preventing unwanted data erasure; Buffer overflow} · CPC title

  • wherein the data content is protected, e.g. by encrypting or encapsulating the payload · CPC title

  • to assure secure storage of data (address-based protection against unauthorised use of memory G06F12/14; record carriers for use with machines and with at least a part designed to carry digital markings G06K19/00) · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9769123B2 cover?
One particular example implementation of an apparatus for mitigating unauthorized access to data traffic, comprises: an operating system stack to allocate unprotected kernel transfer buffers; a hypervisor to allocate protected memory data buffers, where data is to be stored in the protected memory data buffers before being copied to the unprotected kernel transfer buffers; and an encoder module…
Who is the assignee on this patent?
Intel Corp
What technology area does this patent fall under?
Primary CPC classification G06F21/52. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Sep 19 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).