LED with current injection confinement trench

US9768345B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9768345-B2
Application numberUS-201314137847-A
CountryUS
Kind codeB2
Filing dateDec 20, 2013
Priority dateDec 20, 2013
Publication dateSep 19, 2017
Grant dateSep 19, 2017

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A method and structure for forming an array of LED devices is disclosed. The LED devices in accordance with embodiments of the invention may include a confined current injection area, embedded mirror, or sidewall passivation layer, and any combination thereof.

First claim

Opening claim text (preview).

What is claimed is: 1. An LED device comprising: a p-n diode layer comprising: a top surface with a maximum dimension of 3 to 20 μm, a bottom surface comprising an interior bottom surface and a surrounding bottom surface; external sidewalls extending between the top surface and the surrounding bottom surface; a quantum well layer between an n-doped layer and a p-doped layer; a confinement trench that extends from the bottom surface of the p-n diode layer through the quantum well layer and physically isolates an interior portion of the quantum well layer from a surrounding portion of the quantum well layer adjacent the external sidewalls, and the confinement trench physically isolates an interior bottom surface of the p-n diode layer from a surrounding bottom surface of the p-n diode layer adjacent the external sidewalls, wherein the surrounding bottom surface of the p-n diode completely surrounds the interior bottom surface of the p-n diode layer; a bottom electrically conductive contact on and in electrical contact with the interior bottom surface of the p-n diode layer, wherein the bottom electrically conductive contact that is on and in electrical contact with the interior bottom surface of the p-n diode layer is not in electrical contact with the surrounding bottom surface of the p-n diode layer that completely surrounds the interior bottom surface of the p-n diode layer; wherein the LED device is bonded to a bottom electrode of a subpixel within a display area of a display substrate, and the bottom electrically conductive contact is in electrical contact with the bottom electrode; and a top electrode that is on and in electrical contact with the top surface, and the top electrode completely covers the top surface. 2. The LED device of claim 1 , further comprising a mirror layer spanning along the interior bottom surface and along confinement trench sidewalls within the confinement trench. 3. The LED device of claim 2 , wherein the mirror layer does not span along the external sidewalls of the p-n diode layer. 4. The LED device of claim 2 , further comprising a passivation layer between the mirror layer and the confinement trench sidewalls. 5. The LED device of claim 4 , wherein the passivation layer spans along the external sidewalls of the p-n diode layer. 6. The LED device of claim 4 , further comprising an opening in the passivation layer on the interior bottom surface of the p-n diode layer. 7. The LED device of claim 6 , wherein the mirror layer is formed within the opening of the passivation layer on the interior bottom surface of the p-n diode layer. 8. The LED device of claim 1 , wherein a top surface area of the top surface of the p-n diode layer is larger than a surface area of the interior bottom surface of the p-n-diode layer surrounded by the confinement trench. 9. The LED device of claim 1 , wherein the display substrate is incorporated within portable electronic device.

Assignees

Inventors

Classifications

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9768345B2 cover?
A method and structure for forming an array of LED devices is disclosed. The LED devices in accordance with embodiments of the invention may include a confined current injection area, embedded mirror, or sidewall passivation layer, and any combination thereof.
Who is the assignee on this patent?
Luxvue Tech Corp, Apple Inc
What technology area does this patent fall under?
Primary CPC classification H01L33/06. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Sep 19 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).