Semiconductor device, manufacturing method of semiconductor device, and electronic device

US9768317B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9768317-B2
Application numberUS-201514961016-A
CountryUS
Kind codeB2
Filing dateDec 7, 2015
Priority dateDec 8, 2014
Publication dateSep 19, 2017
Grant dateSep 19, 2017

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Provided is a semiconductor device which can suppress an increase in oxygen vacancies in an oxide semiconductor layer and a manufacturing method of the semiconductor device. The semiconductor device includes a first oxide semiconductor layer over the first insulating layer; a second oxide semiconductor layer over the first oxide semiconductor layer; a third oxide semiconductor layer over the second oxide semiconductor layer; a source electrode layer and a drain electrode layer each over the third oxide semiconductor layer; a fourth semiconductor layer over the source and drain electrode layers, and the third oxide semiconductor layer; a gate insulating layer over the fourth oxide semiconductor layer; a gate electrode layer over the gate electrode layer and overlapping with the source and drain electrode layers, and the fourth oxide semiconductor layer; and a second insulating layer over the first insulating layer, and the source, gate, and drain electrode layers.

First claim

Opening claim text (preview).

What is claimed is: 1. A semiconductor device comprising: a first insulating layer; a first oxide semiconductor layer over the first insulating layer; a second oxide semiconductor layer over the first oxide semiconductor layer; a third oxide semiconductor layer over the second oxide semiconductor layer; a source electrode layer and a drain electrode layer each over the third oxide semiconductor layer; a fourth oxide semiconductor layer over the source electrode layer, the drain electrode layer, and the third oxide semiconductor layer; a gate insulating layer over the fourth oxide semiconductor layer; a gate electrode layer over the gate insulating layer and overlapping with the source electrode layer, the drain electrode layer, and the fourth oxide semiconductor layer; and a second insulating layer over the first insulating layer, the source electrode layer, the gate electrode layer, and the drain electrode layer, wherein the fourth oxide semiconductor layer is in contact with a side surface of the first oxide semiconductor layer, a side surface of the second oxide semiconductor layer and a side surface of the third oxide semiconductor layer in a channel width direction, wherein an indium content of the third oxide semiconductor layer is higher than an indium content of the second oxide semiconductor layer, and wherein oxygen is added to the first oxide semiconductor layer. 2. The semiconductor device according to claim 1 , wherein the second insulating layer has a barrier property against water, hydrogen, and oxygen. 3. The semiconductor device according to claim 1 , wherein the second insulating layer is capable of supplying oxygen. 4. The semiconductor device according to claim 1 , wherein the second insulating layer comprises aluminum oxide. 5. An electronic device comprising the semiconductor device according to claim 1 , wherein the semiconductor device further comprises a microphone, a speaker, and a housing. 6. A semiconductor device comprising: a first insulating layer; a first oxide semiconductor layer over the first insulating layer; a second oxide semiconductor layer over the first oxide semiconductor layer; a third oxide semiconductor layer over the second oxide semiconductor layer; a source electrode layer and a drain electrode layer each over the third oxide semiconductor layer; a fourth oxide semiconductor layer over the source electrode layer, the drain electrode layer, and the third oxide semiconductor layer; a gate insulating layer over the fourth oxide semiconductor layer; a gate electrode layer over the gate insulating layer and overlapping with the source electrode layer, the drain electrode layer, and the fourth oxide semiconductor layer; an intermediate layer over the first insulating layer, the source electrode layer, the gate electrode layer, and the drain electrode layer; and a second insulating layer over the first insulating layer and the intermediate layer, wherein the intermediate layer surrounds an outer periphery of each of the first oxide semiconductor layer, the second oxide semiconductor layer, and the third oxide semiconductor layer, wherein the fourth oxide semiconductor layer is in contact with a side surface of the first oxide semiconductor layer, a side surface of the second oxide semiconductor layer and a side surface of the third oxide semiconductor layer in a channel width direction, wherein an indium content of the third oxide semiconductor layer is higher than an indium content of the second oxide semiconductor layer, and wherein oxygen is added to the first oxide semiconductor layer. 7. The semiconductor device according to claim 6 , wherein the second insulating layer has a barrier property against water, hydrogen, and oxygen. 8. The semiconductor device according to claim 6 , wherein the second insulating layer is capable of supplying oxygen. 9. The semiconductor device according to claim 6 , wherein the second insulating layer comprises aluminum oxide. 10. The semiconductor device according to claim 6 , wherein the intermediate layer has a barrier property against water, hydrogen, and oxygen. 11. The semiconductor device according to claim 6 , wherein the intermediate layer comprises any one of aluminum oxide, hafnium oxide, zirconium oxide, titanium oxide, zinc oxide, indium oxide, tin oxide, indium tin oxide, tantalum oxide, silicon oxide, manganese oxide, nickel oxide, erbium oxide, cobalt oxide, tellurium oxide, barium titanate, titanium nitride, tantalum nitride, aluminum nitride, tungsten nitride, cobalt nitride, silicon nitride, manganese nitride, and hafnium nitride. 12. An electronic device comprising the semiconductor device according to claim 6 , wherein the semiconductor device further comprises a microphone, a speaker, and a housing. 13. The semiconductor device according to claim 1 , wherein adding oxygen is performed by an ion doping method, an ion implantation method, or a plasma immersion ion implantation method. 14. The semiconductor device according to claim 6 , wherein adding oxygen is performed by an ion doping method, an ion implantation method, or a plasma immersion ion implantation method.

Assignees

Inventors

Classifications

  • being oxide semiconductor materials (Group IIB-VIA semiconductor materials H10P14/3424) · CPC title

  • Oxides · CPC title

  • using physical deposition, e.g. vacuum deposition or sputtering · CPC title

  • using masks for semiconductor materials · CPC title

  • the material containing aluminium, e.g. Al2O3 · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9768317B2 cover?
Provided is a semiconductor device which can suppress an increase in oxygen vacancies in an oxide semiconductor layer and a manufacturing method of the semiconductor device. The semiconductor device includes a first oxide semiconductor layer over the first insulating layer; a second oxide semiconductor layer over the first oxide semiconductor layer; a third oxide semiconductor layer over the se…
Who is the assignee on this patent?
Semiconductor Energy Lab
What technology area does this patent fall under?
Primary CPC classification H01L29/7869. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Sep 19 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 2 related publications on this page (citations in our corpus or others sharing the same primary CPC).