Methods and devices for fabricating and assembling printable semiconductor elements

US9768086B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9768086-B2
Application numberUS-201615084211-A
CountryUS
Kind codeB2
Filing dateMar 29, 2016
Priority dateJun 4, 2004
Publication dateSep 19, 2017
Grant dateSep 19, 2017

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

The invention provides methods and devices for fabricating printable semiconductor elements and assembling printable semiconductor elements onto substrate surfaces. Methods, devices and device components of the present invention are capable of generating a wide range of flexible electronic and optoelectronic devices and arrays of devices on substrates comprising polymeric materials. The present invention also provides stretchable semiconductor structures and stretchable electronic devices capable of good performance in stretched configurations.

First claim

Opening claim text (preview).

We claim: 1. A wafer of printable light emitting diodes, the wafer comprising: a substrate native to a plurality of printable light emitting diodes; and the plurality of printable light emitting diodes, each light emitting diode of the plurality of printable light emitting diodes disposed on the native substrate and partially released from the substrate such that each light emitting diode is connected to the substrate via a partially etched sacrificial layer, wherein the plurality of printable light emitting diodes are in contact with a transfer device, and wherein a remaining portion of the partially etched sacrificial layer connecting each light emitting diode to the substrate provides an alignment maintaining element that is breakable when the transfer device moves away from the substrate. 2. The wafer of claim 1 , wherein the partially etched sacrificial layer is located between the substrate and the plurality of printable light emitting diodes. 3. The wafer of claim 2 , wherein the partially etched sacrificial layer comprises SiN. 4. The wafer of claim 2 , wherein the partially etched sacrificial layer comprises SiO 2 . 5. The wafer of claim 1 , wherein the printable light emitting diode comprises an inorganic semiconductor structure. 6. The wafer of claim 1 , wherein the wafer is a member selected from the group consisting of a single crystalline silicon wafer, a silicon on insulator wafer, a polycrystalline silicon wafer, a GaAs wafer, a silicon on substrate wafer, a germanium wafer, a thin film, polycrystalline silicon wafer, and an ultra thin silicon wafer. 7. The wafer of claim 1 , wherein the plurality of printable light emitting diodes form an array of light emitting diodes. 8. The wafer of claim 1 , wherein the substrate is a member selected from the group consisting of gallium arsenide, gallium nitride, silicon, and germanium. 9. The wafer of claim 1 , wherein each printable light emitting diode comprises a top surface coated with a release layer that facilitates bonding of the printable light emitting diode to a contact surface of the transfer device and subsequent release. 10. The wafer of claim 9 , wherein the release layer comprises a photoresist. 11. The wafer of claim 1 , wherein each printable light emitting diode comprises at least one smooth surface exhibiting deviations from an average surface position of less than 10 nm. 12. The wafer of claim 1 , wherein each printable light emitting diode has a field effect mobility greater than or equal to 300 cm 2 V −1 s −1 . 13. The wafer of claim 1 , wherein each printable light emitting diode comprises an N-doped semiconductor region positioned directly adjacent to a P-doped semiconductor region. 14. The wafer of claim 1 , wherein each printable light emitting diode of the plurality of light emitting diodes has a thickness between 10 nm to 100 microns. 15. The wafer of claim 14 , wherein each printable light emitting diode of the plurality of light emitting diodes has a width from 100 nm to 1 millimeter. 16. The wafer of claim 15 , wherein each printable light emitting diode of the plurality of light emitting diodes has a length from 1 micron to 1 millimeter. 17. A wafer of printable light emitting diodes, the wafer comprising: a substrate native to a plurality of printable light emitting diodes; and the plurality of printable light emitting diodes, each light emitting diode of the plurality of printable light emitting diodes disposed on the native substrate and partially released from the substrate such that each light emitting diode is connected to the substrate via a partially etched sacrificial layer, wherein the plurality of printable light emitting diodes are in contact with a transfer device, and wherein a remaining portion of the partially etched sacrificial layer connecting each light emitting diode to the substrate provides an alignment maintaining element that is breakable when the transfer device moves away from the substrate; and wherein each printable light emitting diode comprises a top surface coated with a release layer that facilitates bonding of the printable light emitting diode to a contact surface of a transfer device and subsequent release. 18. The wafer of claim 17 , wherein the release layer comprises a photoresist. 19. A wafer of printable light emitting diodes, the wafer comprising: a substrate native to a plurality of printable light emitting diodes; and the plurality of printable light emitting diodes, each light emitting diode of the plurality of printable light emitting diodes disposed on the native substrate and partially released from the substrate such that each light emitting diode is connected to the substrate via a partially etched sacrificial layer, wherein a remaining portion of the partially etched sacrificial layer connecting each light emitting diode to the substrate breaks when a transfer device moves away from the substrate; wherein the partially etched sacrificial layer comprises SiN or SiO 2 . 20. A wafer of printable light emitting diodes, the wafer comprising: a substrate native to a plurality of printable light emitting diodes; and the plurality of printable light emitting diodes, each light emitting diode of the plurality of printable light emitting diodes disposed on the native substrate and partially released from the substrate such that each light emitting diode is connected to the substrate via a partially etched sacrificial layer, wherein a remaining portion of the partially etched sacrificial layer connecting each light emitting diode to the substrate breaks when a transfer device moves away from the substrate; wherein the wafer is a member selected from the group consisting of a single crystalline silicon wafer, a silicon on insulator wafer, a polycrystalline silicon wafer, a GaAs wafer, a silicon on substrate wafer, a germanium wafer, a thin film, polycrystalline silicon wafer, and an ultra thin silicon wafer. 21. A wafer of printable light emitting diodes, the wafer comprising: a substrate native to a plurality of printable light emitting diodes; and the plurality of printable light emitting diodes, each light emitting diode of the plurality of printable light emitting diodes disposed on the native substrate and partially released from the substrate such that each light emitting diode is connected to the substrate via a partially etched sacrificial layer, wherein a remaining portion of the partially etched sacrificial layer connecting each light emitting diode to the substrate breaks when a transfer device moves away from the substrate; wherein the substrate is a member selected from the group consisting of gallium arsenide, gallium nitride, silicon, and germanium. 22. A wafer of printable light emitting diodes, the wafer comprising: a substrate native to a plurality of printable light emitting diodes; and the plurality of printable light emitting diodes, each light emitting diode of the plurality of printable light emitting diodes disposed on the native substrate and partially released from the substrate such that each light emitting diode is connected to the substrate via a partially etched sacrificial layer, wherein a remaining portion of the partially etched sacrificial layer connecting each light emitting diode to the substrate breaks when a transfer device moves away from the substrate; wherein each printable light emitting diode comprises an N-doped semiconductor region positioned directly adjacent to a P-doped semiconductor region.

Assignees

Inventors

Classifications

  • Subject matter not provided for in other groups of this subclass · CPC title

  • batch processes · CPC title

  • Plan-view shape, i.e. in top view · CPC title

  • comprising metals or metalloids, e.g. PbSn, Ag or Cu · CPC title

  • Bond pads having multiple stacked layers · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9768086B2 cover?
The invention provides methods and devices for fabricating printable semiconductor elements and assembling printable semiconductor elements onto substrate surfaces. Methods, devices and device components of the present invention are capable of generating a wide range of flexible electronic and optoelectronic devices and arrays of devices on substrates comprising polymeric materials. The present…
Who is the assignee on this patent?
Univ Illinois
What technology area does this patent fall under?
Primary CPC classification B82Y10/00. Mapped technology areas include Operations & Transport.
When was this patent published?
Publication date Tue Sep 19 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 12 related publications on this page (citations in our corpus or others sharing the same primary CPC).