Power receiver, wireless power system and related method of transmitting information with a power receiver
US-2015207336-A1 · Jul 23, 2015 · US
US9762135B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9762135-B2 |
| Application number | US-201414533167-A |
| Country | US |
| Kind code | B2 |
| Filing date | Nov 5, 2014 |
| Priority date | Nov 5, 2014 |
| Publication date | Sep 12, 2017 |
| Grant date | Sep 12, 2017 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A secondary-side rectification and regulation circuit includes a secondary-side transformer winding, a full-wave rectifier circuit and a control unit. The full-wave rectifier has a first pair of controllable rectifiers including a first transistor connected to a first terminal of the secondary-side transformer winding and a second transistor connected to a second terminal of the secondary-side transformer winding. The control unit is operable to control switching of the transistors of the full-wave rectifier so that the full-wave rectifier (a) generates a rectified output for supplying a load by rectifying current through the secondary-side transformer winding or voltage across the secondary-side transformer winding and (b) regulates the rectified output.
Opening claim text (preview).
What is claimed is: 1. A secondary-side rectification and regulation circuit, comprising: a secondary-side transformer winding; a full-wave rectifier having a first pair of controllable rectifiers comprising a first transistor connected to a first terminal of the secondary-side transformer winding and a second transistor connected to a second terminal of the secondary-side transformer winding; and a control unit operable to control switching of the transistors of the full-wave rectifier so that the full-wave rectifier (a) generates a rectified output for supplying a load by rectifying current through the secondary-side transformer winding or voltage across the secondary-side transformer winding and (b) regulates the rectified output, wherein the control unit is operable to control the switching of the first transistor based on a trailing-edge PWM (pulse width modulation) signal synced to a resonant current or voltage waveform for the secondary-side transformer winding, and control the switching of the second transistor based on a leading-edge PWM signal synced to the resonant current or voltage waveform. 2. The secondary-side rectification and regulation circuit of claim 1 , wherein the full-wave rectifier has a second pair of controllable rectifiers comprising a third transistor connected to the second terminal of the secondary-side transformer winding and a fourth transistor connected to the first terminal of the secondary-side transformer winding. 3. The secondary-side rectification and regulation circuit of claim 2 , wherein the control unit is operable to control switching of the third transistor based on the trailing-edge PWM signal and control switching of the fourth transistor based on the leading-edge PWM signal, the trailing-edge PWM signal and the leading-edge PWM signal each going to zero at zero-crossing points of the resonant current or voltage waveform. 4. The secondary-side rectification and regulation circuit of claim 3 , wherein the control unit is operable to turn off the first transistor if the first transistor is on or turn off the third transistor if the third transistor is on responsive to the trailing-edge PWM signal rising above an error signal, and wherein the control unit is operable to turn on the second transistor if the second transistor is off or turn on the fourth transistor if the fourth transistor is off responsive to the leading-edge PWM signal falling below the error signal. 5. The secondary-side rectification and regulation circuit of claim 2 , wherein the control unit is operable to control switching of the transistors of each pair of controllable rectifiers in a complimentary manner with 50% duty cycle to rectify the current through the secondary-side transformer winding or the voltage across the secondary-side transformer winding, and wherein the control unit is operable to introduce a phase shift between the pairs of controllable rectifiers to regulate the rectified output. 6. The secondary-side rectification and regulation circuit of claim 5 , wherein the control unit is operable to use trailing-edge modulation or leading-edge modulation for further controlling switching of the second and third transistors to introduce the phase shift between the pairs of controllable rectifiers. 7. The secondary-side rectification and regulation circuit of claim 5 , wherein the control unit is operable to use trailing-edge modulation for further controlling switching of the first and fourth transistors and leading-edge modulation for further controlling switching of the second and third transistors to introduce the phase shift between the pairs of controllable rectifiers. 8. The secondary-side rectification and regulation circuit of claim 1 , wherein the full-wave rectifier has only the first pair of controllable rectifiers and a center tap between the first and second terminals of the secondary-side transformer winding. 9. The secondary-side rectification and regulation circuit of claim 8 , wherein the trailing-edge PWM signal and the leading-edge PWM signal each go to zero at zero-crossing points of the resonant waveform. 10. The secondary-side rectification and regulation circuit of claim 9 , wherein the control unit is operable to turn off the first transistor if the first transistor is on responsive to the trailing-edge PWM signal rising above an error signal, and wherein the control unit is operable to turn on the second transistor if the first and second transistors are off responsive to the leading-edge PWM signal falling below the error signal. 11. A method of rectification and regulation using a circuit including a full-wave rectifier having a first pair of controllable rectifiers comprising a first transistor connected to a first terminal of a secondary-side transformer winding and a second transistor connected to a second terminal of the secondary-side transformer winding, the method comprising: switching the transistors of the full-wave rectifier so that the full-wave rectifier generates a rectified output for supplying a load by rectifying current through the secondary-side transformer winding or voltage across the secondary-side transformer winding; and switching the transistors of the full-wave rectifier to regulate the rectified output, wherein the first transistor is switched based on a trailing-edge PWM (pulse width modulation) signal synced to a resonant current or voltage waveform for the secondary-side transformer winding, wherein the second transistor is switched based on a leading-edge PWM signal synced to the resonant current or voltage waveform. 12. The method of claim 11 , wherein the full-wave rectifier has a second pair of controllable rectifiers comprising a third transistor connected to the second terminal of the secondary-side transformer winding and a fourth transistor connected to the first terminal of the secondary-side transformer winding. 13. The method of claim 12 , further comprising: switching the third transistor based on the trailing-edge PWM signal; switching the fourth transistor based on the leading-edge PWM signal; and setting the trailing-edge PWM signal and the leading-edge PWM signal to zero at zero-crossing points of the resonant current or voltage waveform. 14. The method of claim 13 , further comprising: turning off the first transistor if the first transistor is on or turning off the third transistor if the third transistor is on responsive to the trailing-edge PWM signal rising above an error signal; and turning on the second transistor if the second transistor is off or turning on the fourth transistor if the fourth transistor is off responsive to the leading-edge PWM signal falling below the error signal. 15. The method of claim 12 , further comprising: switching the transistors of each pair of controllable rectifiers in a complimentary manner with 50% duty cycle to rectify the current through the secondary-side transformer winding or the voltage across the secondary-side transformer winding; and introducing a phase shift between the pairs of controllable rectifiers to regulate the rectified output. 16. The method of claim 15 , further comprising: further controlling switching of the second and third transistors using trailing-edge modulation or leading-edge modulation to introduce the phase shift between the pairs of controllable rectifiers. 17. The method of claim 15 , further comprising: further controlling switching of the first and fourth transistors using trailing-edge modulation and further controlling switching of the second and third transistors using leading-edge modulation to
Cross-Sectional Technologies · mapped topic
Electricity · mapped topic
having a synchronous rectifier circuit or a synchronous freewheeling circuit at the secondary side of an isolation transformer · CPC title
Cross-Sectional Technologies · mapped topic
Cross-Sectional Technologies · mapped topic
Related publications grouped by family.
Answers are generated from the same data shown on this page.