Method and apparatus for changing the gain of a radio frequency signal
US-9503040-B1 · Nov 22, 2016 · US
US9755596B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9755596-B2 |
| Application number | US-201615297733-A |
| Country | US |
| Kind code | B2 |
| Filing date | Oct 19, 2016 |
| Priority date | Mar 12, 2013 |
| Publication date | Sep 5, 2017 |
| Grant date | Sep 5, 2017 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A method and electronic circuit for changing the gain of a radio frequency signal. The apparatus is an electronic circuit comprising one or more variable gain electronic elements, and one or more adjustable phase shifting elements. The method comprises the steps of receiving a radio frequency signal, varying the gain of the variable gain electronic element while the variable gain electronic element changes the amplitude of the radio frequency signal, and adjusting an adjustable phase shifting element to generate a reverse phase shift in the radio frequency signal in response to the associated phase shift from the step of varying the gain.
Opening claim text (preview).
What is claimed is: 1. An electronic circuit comprising: a variable gain amplifier (VGA), wherein the VGA is operable to introduce an unwanted phase shift in an analog radio frequency (RF) signal, the unwanted phase shift being dependent on a gain of the VGA; and a phase shifter operably coupled to the VGA, wherein the phase shifter is operable to introduce a phase shift in an analog RF signal, the phase shift being dependent on a capacitance of the phase shifter, the capacitance of the phase shifter being initially set to a maximum level, thereafter, the capacitance of the phase shifter being reduced to offset the unwanted phase shift. 2. The electronic circuit of claim 1 , wherein the offset of the unwanted phase shift is sufficient to prevent bit errors when encoding the RF signal. 3. The electronic circuit of claim 1 , wherein the capacitance of the phase shifter is controlled by a varactor. 4. The electronic circuit of claim 1 , wherein the capacitance of the phase shifter is controlled by a plurality of parallel switched capacitors arranged in a linearly weighted configuration. 5. The electronic circuit of claim 1 , wherein the capacitance of the phase shifter is controlled by a plurality of parallel switched capacitors arranged in a binary weighted configuration. 6. The electronic circuit of claim 1 , wherein the capacitance of the phase shifter is controlled by a plurality of parallel switched capacitors arranged in a cascade configuration. 7. The electronic circuit of claim 1 , wherein the VGA comprises a voltage gain amplifier. 8. The electronic circuit of claim 1 , wherein the VGA comprises a plurality of switched resistors. 9. The electronic circuit of claim 1 , wherein the VGA comprises an adjustable resistive divider. 10. The electronic circuit of claim 1 , wherein the capacitance of the phase shifter is controlled digitally. 11. A system comprising: a variable gain amplifier (VGA), wherein the VGA is operable to introduce an unwanted phase shift in an analog radio frequency (RF) signal, the unwanted phase shift being dependent on a gain of the VGA, the gain of the VGA being controlled by a resistive circuit; and a phase shifter operably coupled to the VGA, wherein the phase shifter is operable to introduce a phase shift in an analog RF signal, the phase shift being dependent on a capacitance of the phase shifter, the capacitance of the phase shifter being initially set to a maximum level, thereafter, the capacitance of the phase shifter being reduced to offset the unwanted phase shift. 12. The system of claim 11 , wherein the offset of the unwanted phase shift is sufficient to prevent bit errors when encoding the RF signal. 13. The system of claim 11 , wherein the capacitance of the phase shifter is controlled by a varactor. 14. The system of claim 11 , wherein the capacitance of the phase shifter is controlled by a plurality of parallel switched capacitors arranged in a linearly weighted configuration. 15. The system of claim 11 , wherein the capacitance of the phase shifter is controlled by a plurality of parallel switched capacitors arranged in a binary weighted configuration. 16. The system of claim 11 , wherein the capacitance of the phase shifter is controlled by a plurality of parallel switched capacitors arranged in a cascade configuration. 17. The system of claim 11 , wherein the VGA comprises a voltage gain amplifier. 18. The system of claim 11 , wherein the resistive circuit comprises a plurality of switched resistors. 19. The system of claim 11 , wherein the resistive circuit comprises an adjustable resistive divider. 20. The system of claim 11 , wherein the capacitance of the phase shifter is controlled digitally.
the gated amplifier being switched on or off by putting into parallel or not, by choosing between amplifiers by (a ) switch(es) · CPC title
using discontinuously variable devices, e.g. switch-operated · CPC title
Gated amplifiers, i.e. amplifiers which are rendered operative or inoperative by means of a control signal · CPC title
using field-effect transistors [FET] · CPC title
in bandpass amplifiers (H.F. or I.F.) or in frequency-changers used in a (super)heterodyne receiver (H03G3/32, H03G3/34 take precedence) · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.