PWM controlled neutral point clamped multilevel converter

US9755546B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9755546-B2
Application numberUS-201214646465-A
CountryUS
Kind codeB2
Filing dateNov 21, 2012
Priority dateNov 21, 2012
Publication dateSep 5, 2017
Grant dateSep 5, 2017

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A neutral point clamped, multilevel level converter includes a DC voltage link; a first capacitor coupling one side of the DC link to a neutral point; a second capacitor coupling another side of the DC link to the neutral point; a plurality of phase legs, each phase leg including switches, each phase leg coupled to an AC node; a current sensor associated with each AC node; and a controller generating a PWM signal to control the switches, the controller generating a current zero sequence component in response to current sensed at each of the current sensors, the controller adjusting a modulation index signal in response to the current zero sequence component to produce the PWM signal.

First claim

Opening claim text (preview).

The invention claimed is: 1. A neutral point clamped, multilevel level converter, comprising: a DC voltage link; a first capacitor coupling one side of the DC link to a neutral point; a second capacitor coupling another side of the DC link to the neutral point; a plurality of phase legs, each phase leg including switches, each phase leg coupled to an AC node; a current sensor associated with each AC node; and a controller generating a PWM signal to control the switches, the controller generating a current zero sequence component in response to current sensed at each of the current sensors, the controller adjusting a modulation index signal in response to the current zero sequence component to produce the PWM signal; wherein generating the current zero sequence component includes inverting current sensed at each of the current sensors to produce inverted current for each AC node. 2. The neutral point clamped, multilevel level converter of claim 1 , wherein: generating the current zero sequence component includes selecting a maximum and minimum of the inverted current for each AC node. 3. The neutral point clamped, multilevel level converter of claim 2 , wherein: generating the current zero sequence component includes obtaining a difference between the maximum and minimum of the inverted current for each AC node. 4. The neutral point clamped, multilevel level converter of claim 3 , wherein: generating the current zero sequence component includes scaling the difference between the maximum and minimum of the inverted current for each AC node. 5. A neutral point clamped, multilevel level converter, comprising: a DC voltage link; a first capacitor coupling one side of the DC link to a neutral point; a second capacitor coupling another side of the DC link to the neutral point; a plurality of phase legs, each phase leg including switches, each phase leg coupled to an AC node; a current sensor associated with each AC node; and a controller generating a PWM signal to control the switches, the controller generating a current zero sequence component in response to current sensed at each of the current sensors, the controller adjusting a modulation index signal in response to the current zero sequence component to produce the PWM signal; wherein the controller combines the current zero sequence component with a voltage zero sequence component to provide a combined zero sequence component, the controller adjusting the modulation index signal in response to the combined zero sequence component to produce the PWM signal. 6. The neutral point clamped, multilevel level converter of claim 5 , wherein: the controller changes a sign of the combined zero sequence component in response to an operating mode of the converter. 7. A neutral point clamped, multilevel level converter, comprising: a DC voltage link; a first capacitor coupling one side of the DC link to a neutral point; a second capacitor coupling another side of the DC link to the neutral point; a plurality of phase legs, each phase leg including switches, each phase leg coupled to an AC node; a current sensor associated with each AC node; and a controller generating a PWM signal to control the switches, the controller generating a current zero sequence component in response to current sensed at each of the current sensors, the controller adjusting a modulation index signal in response to the current zero sequence component to produce the PWM signal; wherein the controller changes a sign of the current zero sequence component in response to an operating mode of the converter.

Assignees

Inventors

Classifications

  • H02M7/487Primary

    Neutral point clamped inverters · CPC title

  • H02M7/537Primary

    using semiconductor devices only, e.g. single switched pulse inverters · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9755546B2 cover?
A neutral point clamped, multilevel level converter includes a DC voltage link; a first capacitor coupling one side of the DC link to a neutral point; a second capacitor coupling another side of the DC link to the neutral point; a plurality of phase legs, each phase leg including switches, each phase leg coupled to an AC node; a current sensor associated with each AC node; and a controller gene…
Who is the assignee on this patent?
Otis Elevator Co, Otis Elecator Company
What technology area does this patent fall under?
Primary CPC classification H02M7/487. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Sep 05 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).