ESD protection device with improved bipolar gain using cutout in the body well

US9754930B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9754930-B2
Application numberUS-201615292409-A
CountryUS
Kind codeB2
Filing dateOct 13, 2016
Priority dateAug 24, 2012
Publication dateSep 5, 2017
Grant dateSep 5, 2017

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

An integrated circuit includes an NMOS SCR in which a p-type body well of the NMOS transistor provides a base layer for a vertical NPN layer stack. The base layer is formed by implanting p-type dopants using an implant mask which has a cutout mask element over the base area, so as to block the p-type dopants from the base area. The base layer is implanted concurrently with p-type body wells under NMOS transistors in logic components in the integrated circuit. Subsequent anneals cause the p-type dopants to diffuse into the base area, forming a base with a lower doping density that adjacent regions of the body well of the NMOS transistor in the NMOS SCR. The NMOS SCR may have a symmetric transistor, a drain extended transistor, or may be a bidirectional NMOS SCR with a symmetric transistor integrated with a drain extended transistor.

First claim

Opening claim text (preview).

What is claimed is: 1. An integrated circuit, comprising: a substrate comprising a p-type semiconductor; a symmetric p-channel metal oxide semiconductor (PMOS) transistor disposed in said substrate; a p-type n-channel metal oxide semiconductor (NMOS) body well disposed in said substrate; a symmetric NMOS transistor disposed in said p-type NMOS body well; and an NMOS silicon controlled rectifier (SCR), including: a p-type body well disposed in said substrate, said p-type body well having a cutout with a lower doping density; an n-type source region disposed in said p-type body well over said cutout; an n-type region disposed in said substrate under said cutout, said n-type region being connected to an n-type drain region; and a p-type body contact region, disposed in said p-type body well over said cutout; wherein said NMOS SCR is a drain extended NMOS SCR, and wherein: said p-type body well is a p-type drain extended body well; a deep n-type well is disposed in said substrate, extending laterally to abut said p-type drain extended body well, so that said deep n-type well provides an extended drain of said drain extended transistor; and a p-type SCR contact region is disposed in said deep n-type well. 2. The integrated circuit of claim 1 , in which said n-type region disposed under said cutout is an n-type buried layer; so that said deep n-type well contacts a top of said n-type buried layer. 3. An integrated circuit, comprising: a substrate comprising a p-type semiconductor; a symmetric p-channel metal oxide semiconductor (PMOS) transistor disposed in said substrate; a p-type n-channel metal oxide semiconductor (NMOS) body well disposed in said substrate; a symmetric NMOS transistor disposed in said p-type NMOS body well; and an NMOS silicon controlled rectifier (SCR), including: a p-type body well disposed in said substrate, said p-type body well having a cutout with a lower doping density; an n-type source region disposed in said p-type body well over said cutout; an n-type region disposed in said substrate under said cutout, said n-type region being connected to an n-type drain region; and a p-type body contact region, disposed in said p-type body well over said cutout, in which said NMOS SCR is a symmetric NMOS SCR, wherein: said p-type body well is an isolated p-type body well; a deep n-type well is disposed in said substrate, electrically isolating said isolated p-type body well from said substrate; and a p-type SCR contact region is disposed in said deep n-type well.

Assignees

Inventors

Classifications

  • into Group IV semiconductors · CPC title

  • using masks · CPC title

  • of electrically active species · CPC title

  • Cross-sectional shapes or dispositions of interconnections · CPC title

  • comprising EDMOS · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9754930B2 cover?
An integrated circuit includes an NMOS SCR in which a p-type body well of the NMOS transistor provides a base layer for a vertical NPN layer stack. The base layer is formed by implanting p-type dopants using an implant mask which has a cutout mask element over the base area, so as to block the p-type dopants from the base area. The base layer is implanted concurrently with p-type body wells und…
Who is the assignee on this patent?
Texas Instruments Inc
What technology area does this patent fall under?
Primary CPC classification H01L27/0262. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Sep 05 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).