Synchronized power delivery
US-9092048-B1 · Jul 28, 2015 · US
US9753512B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9753512-B2 |
| Application number | US-201514620189-A |
| Country | US |
| Kind code | B2 |
| Filing date | Feb 12, 2015 |
| Priority date | Jun 11, 2014 |
| Publication date | Sep 5, 2017 |
| Grant date | Sep 5, 2017 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
An electronic device and a method for recognizing output power of a power supply thereof are provided. The electronic device includes a host and a power supply. The power supply is coupled to the host, receives an input power and converts the input power to a supplied power. The power supply transmits the supplied power to the host, and loads a notification signal to the supplied power in at least a time period. The acknowledge signal is a periodic clock signal, and corresponds to the output power of the power supply. The power supply loads the acknowledge signal to the supplied power in one or more time periods, and transmits the acknowledge signal to the corresponding host. The host can get the output power of the power supply via the acknowledge signal, which can improve efficiency and security of the supplied power.
Opening claim text (preview).
What is claimed is: 1. An electronic device comprising: a host; and a power supply coupled to the host, including: a power convertor configured to receive an input power and convert the input power to generate a supplied power and transmit the supplied power via a power supply bus according to a feedback voltage of a feedback circuit; and a carrier generator coupled to the power convertor, configured to periodically adjusts an impedance at a terminal of the feedback circuit which provides the feedback voltage in at least one time period, and makes the power convertor load an acknowledge signal via the power supply bus to be carried on the supplied power, wherein the acknowledge signal is a periodic clock signal and corresponds to an output power of the power supply. 2. The electronic device according to claim 1 , wherein the host gets the output power of the power supply according to a frequency of the acknowledge signal. 3. The electronic device according to claim 1 , wherein the carrier generator includes: a pulse width modulation (PWM) signal generator generating a PWM signal; a resistor coupled to the feedback circuit; and a switch connected between the resistor and a first reference ground in series, wherein the switch is conducted or not according to the PWM signal. 4. The electronic device according to claim 1 , wherein the power convertor includes: a transformer including a first winding and a second winding disposed at a primary side and a third winding disposed at a secondary side, wherein a first end of the first winding receives the input power, a first end of the second winding is coupled to the first reference ground, a first end of the third winding is coupled to a second reference ground, and the feedback circuit is coupled to a second end of the second winding and divides a voltage at the second end of the second winding to generate the feedback voltage; a power transistor, wherein a first end of the power transistor is coupled to the second end of the first winding; a controller generating a control signal according to the feedback voltage and a current detecting signal, and transmitting the control signal to a control end of the power transistor; a current detector connected between a second end of the power transistor and the first reference ground in series, wherein the current detector detects current between the first end and the second end of the power transistor to generate the current detecting signal; and an output stage circuit coupled to the third winding to generate the supplied power. 5. The electronic device according to claim 4 , wherein the feedback circuit includes: a first resistor, wherein a first end of the first resistor is coupled to the second end of the second winding; and a second resistor connected between a first end of the first resistor which generates the feedback voltage and the first reference ground in series. 6. The electronic device according to claim 4 , wherein the current detector includes: a resistor connected between the second end of the power transistor and the first reference ground in series. 7. The electronic device according to claim 4 , wherein the output stage circuit includes: a diode, wherein a positive end of the diode is coupled to the second end of the third winding; a capacitor coupled between a negative end of the diode and the second reference ground; and a resistor coupled between the negative end of the diode and the second reference ground, wherein the negative end of the diode generates the supplied power. 8. The electronic device according to claim 4 , wherein the power convertor further includes: a rectifier connected at a path of the first winding receiving the input power. 9. The electronic device according to claim 1 , wherein the host includes: a notification signal recognizer receiving the supplied power, and recognizing the acknowledge signal in at least one of the time periods, wherein the acknowledge signal recognizer gets the output power of the power supply according to the acknowledge signal. 10. A method for recognizing an output power of a power supply of an electronic device comprising following steps: receiving an input power and converting the input power to generate a supplied power according to a feedback voltage of a feedback circuit; and transmitting the supplied power to a host via a power supply bus; adjusting an impedance at a terminal of the feedback circuit which provides the feedback voltage periodically in at least one of time periods and loading an acknowledge signal via the power supply bus to be carried on the supplied power in the at least one time period, wherein the acknowledge signal is a periodic clock signal and corresponds to the output power of the power supply. 11. The recognizing method according to claim 10 , wherein the method further includes: obtaining the output power of the power supply according to a frequency of the acknowledge signal.
Power management, i.e. event-based initiation of a power-saving mode · CPC title
by lowering clock frequency · CPC title
Arrangements to supply power to external peripherals either directly from the computer or under computer control, e.g. supply of power through the communication port, computer controlled power-strips · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.