Radio frequency receiver front-end with gain control capability as well as improved impedance matching control capability

US9748993B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9748993-B2
Application numberUS-201615256730-A
CountryUS
Kind codeB2
Filing dateSep 5, 2016
Priority dateSep 8, 2015
Publication dateAug 29, 2017
Grant dateAug 29, 2017

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A radio frequency receiver is provided. The receiver can be employed in a low power (or ultra-low power) receiver architecture to generate a baseband signal or an intermediate frequency signal. In addition, the receiver includes capabilities of gain control to provide different gain settings as well as providing better/improved impedance matching control.

First claim

Opening claim text (preview).

What is claimed is: 1. A radio frequency (RF) receiver, comprising: a passive mixer, having an input for receiving a radio frequency signal and an output for generating an output signal at a baseband frequency, the output of the passive mixer being connected to a high impedance circuit; a gain control circuit, coupled between the output of the passive mixer and an input of an amplifier; and the amplifier, coupled to the gain control circuit; wherein the gain control circuit is arranged to detect a signal at the input of the amplifier to adjust a gain value that is exerted on the output signal generated at the output of the passive mixer to maintain linearity of the amplifier. 2. The receiver of claim 1 , wherein the gain control circuit comprises: a passive attenuation circuit, coupled between the output of the passive mixer and the input of the amplifier; and a detector, coupled to the attenuation circuit and the input of the amplifier, for sensing a level of the signal at the input of the amplifier, and sending a control signal to control the attenuation circuit to adjust the gain level to perform gain attenuation for a level of the output signal generated at the output of the passive mixer. 3. The receiver of claim 2 , wherein the detector is arranged to compare the level of the signal at the input of the amplifier with a threshold condition to determine whether to adjust the gain value. 4. The receiver of claim 2 , wherein the attenuation circuit comprises a programmable impedance element having one end connected between the passive mixer and the amplifier, the programmable impedance element includes a programmable impedance value Z 1 . 5. The receiver of claim 2 , wherein the attenuation circuit comprises a first programmable impedance element and a second programmable impedance element connected in series; the input of the amplifier is connected between the first and second programmable impedance elements; the first programmable impedance element includes a programmable impedance value Z 2 , and the second programmable impedance element includes a programmable impedance value Z 3 , a sum of Z 2 and Z 3 being constant. 6. The receiver of claim 2 , wherein the attenuation circuit comprises: a multiplexer switch; and an impedance ladder including a plurality of impedance elements connected in series and including a plurality of nodes which are selectively connected to the multiplexer switch; wherein the multiplexer switch is arranged to connect the input of the amplifier to one node among the plurality of nodes according to a control of the detector, to provide a gain setting. 7. The receiver of claim 1 , further comprising: a voltage step-up circuit, coupled to the input of the passive mixer, for receiving and providing a voltage gain for the radio frequency signal. 8. An RF receiver, comprising: a voltage step-up circuit, for receiving and providing a voltage gain for a radio frequency signal; at least one amplifier, coupled to an output of the voltage step-up circuit; at least one first mixer, coupled to an output of the at least one amplifier, for generating the low frequency signal in a first gain mode; and at least one second mixer, coupled to the output of the voltage step-up circuit, for generating the low frequency signal in a gain mode different from the first gain mode; wherein the voltage step-up circuit, the amplifier, and the at least one first mixer are enabled in the first gain mode to generate the low frequency signal; the voltage step-up circuit and the at least one second mixer are enabled in the gain mode different from the first gain mode to generate the low frequency signal. 9. The receiver of claim 8 , further comprising: a switchable impedance unit, selectively coupled to the output of the voltage step-up circuit; wherein the voltage step-up circuit and the at least one second mixer are enabled in a second gain mode to generate the low frequency signal while the switchable impedance unit is not coupled to the output of the voltage step-up circuit; and, the voltage step-up circuit, the at least one second mixer, and the switchable impedance unit are enabled in a third gain mode to generate the low frequency signal while the switchable impedance unit is coupled to the output of the voltage step-up circuit; a gain of the second gain mode is higher than a gain of the third gain mode. 10. The receiver of claim 9 , wherein the switchable impedance unit comprises a switch and a shunt impedance unit connected in series. 11. The receiver of claim 8 , further comprising: a first switchable impedance unit, selectively coupled to an input of the voltage step-up circuit; and a second switchable impedance unit, selectively coupled to the output of the voltage step-up circuit; wherein the first switchable impedance unit is coupled to the input of the voltage step-up circuit when the second switchable impedance unit is coupled to the output of the voltage step-up circuit; the first switchable impedance unit is disconnected from the input of the voltage step-up circuit when the second switchable impedance unit is disconnected from the output of the voltage step-up circuit. 12. The receiver of claim 11 , wherein the first switchable impedance unit comprises a switch and a shunt impedance unit connected in series. 13. The receiver of claim 8 , further comprising: a variable/programmable impedance unit, coupled to an output of the at least one first mixer and an output of the at least one second mixer. 14. The receiver of claim 8 , wherein the at least one first mixer comprises a plurality of first mixers that correspond to a plurality of amplifiers comprised within the at least one amplifier. 15. The receiver of claim 8 , wherein the at least one second mixer comprises a plurality of second mixers. 16. The receiver of claim 8 , further comprising: a plurality of switchable impedance units each being selectively enabled to couple to the output of the voltage step-up circuit to provide a variety of different gain modes for the radio frequency input signal. 17. The receiver of claim 8 , further comprising: a plurality of first switchable impedance units each being selectively enabled to couple to an input of the voltage step-up circuit; and a plurality of switchable impedance units each being selectively enabled to couple to the output of the voltage step-up circuit to provide a variety of different gain modes for the radio frequency input signal; wherein a corresponding one of the first switchable impedance units is coupled to the input of the voltage step-up circuit when a corresponding one of the second switchable impedance units is coupled to the output of the voltage step-up circuit; the corresponding one of the first switchable impedance units is disconnected from the input of the voltage step-up circuit when the corresponding one of the second switchable impedance units is disconnected from the output of the voltage step-up circuit. 18. An RF receiver, comprising: an amplifier, for receiving and providing a signal gain for a radio frequency input signal; a first mixer, coupled to an output of the amplifier; a second mixer, coupled to the input of the amplifier; and a switchable impedance unit, selectively coupled to the second mixer; wherein the amplifier and the first mixer are enabled in the first gain mode to receive the radio frequency input signal and to generate the low frequency signal; the second mixer is enabled and the switchable impedance unit is not coupled to the second mixer in a second gain

Assignees

Inventors

Classifications

  • the amplifier being a low noise amplifier [LNA] · CPC title

  • the amplifier being a radio frequency amplifier · CPC title

  • Circuits · CPC title

  • in high-frequency amplifiers or in frequency-changers (H03G3/3052, H03G3/32, H03G3/34 take precedence) · CPC title

  • A circuit being added at the input of an amplifier to adapt the input impedance of the amplifier · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9748993B2 cover?
A radio frequency receiver is provided. The receiver can be employed in a low power (or ultra-low power) receiver architecture to generate a baseband signal or an intermediate frequency signal. In addition, the receiver includes capabilities of gain control to provide different gain settings as well as providing better/improved impedance matching control.
Who is the assignee on this patent?
Mediatek Inc
What technology area does this patent fall under?
Primary CPC classification H04B1/1638. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Aug 29 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).