IGBT gate drive circuit and method

US9748947B1 · US · B1

Patent metadata
FieldValue
Publication numberUS-9748947-B1
Application numberUS-201615207585-A
CountryUS
Kind codeB1
Filing dateJul 12, 2016
Priority dateJul 12, 2016
Publication dateAug 29, 2017
Grant dateAug 29, 2017

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

There are provided methods and systems for operating insulated gate bipolar transistors (IGBTs). For example, there is provided a method that can include detecting a desaturation condition in an IGBT and initiating a turn off procedure when desaturation is detected. The turn off procedure can include holding a gate of the IGBT at at least one voltage level intermediate between a positive rail voltage and a negative rail voltage of an operational range of the IGBT.

First claim

Opening claim text (preview).

What is claimed is: 1. A method for operating an insulated gate bipolar transistor (IGBT), comprising: detecting a desaturation condition in the IGBT; and initiating a turn off procedure when desaturation is detected, the turn off procedure including: holding a gate of the IGBT at at least one voltage level intermediate between a positive rail voltage and a negative rail voltage of an operational range of the IGBT; and controlling a gate resistance of the IGBT during the turn off procedure; and wherein when the at least one voltage level includes a first voltage and a second voltage less than the first voltage, the gate resistance at the first voltage is lower than the gate resistance at the second voltage. 2. The method of claim 1 , further comprising controlling a time at which the gate is held at the at least one voltage level during the turn off procedure. 3. The method of claim 1 , further comprising controlling a time at which the gate is held at the at least one voltage level during the turn off procedure. 4. The method of claim 2 , wherein for one of the at least one voltage level the time is longer than a switching time of the IGBT. 5. The method of claim 1 , wherein the at least one voltage level is smaller than a turn on threshold voltage of the IGBT. 6. The method of claim 1 , further comprising setting the gate voltage at the negative rail voltage after holding the gate of the IGBT at the at least one voltage level. 7. The method of claim 1 , wherein the desaturation condition is a short circuit current. 8. The method of claim 1 , wherein the desaturation condition is a collector-to-emitter voltage overshoot. 9. The method of claim 1 , wherein detecting the desaturation condition includes comparing a collector-to-emitter voltage to a desaturation threshold voltage. 10. A method for operating an insulated gate bipolar transistor (IGBT), comprising: detecting a desaturation condition in the IGBT; and initiating a turn off procedure when desaturation is detected, the turn off procedure including: holding a gate of the IGBT at a first voltage for a duration of at least a first hold time; setting a gate resistance of the IGBT to a first resistance while the gate is held at the first voltage; detecting whether the desaturation condition has ended, and in response to the desaturation having ended: holding the gate at a second voltage for a duration of at least a second hold time; setting the gate resistance to a second resistance while the gate is held at the second voltage; and holding the gate at a third voltage to reach a steady-state off condition. 11. The method of claim 10 , wherein the first voltage is lower than a turn on threshold voltage of the IGBT. 12. The method of claim 11 , wherein the first voltage is greater than the second voltage, and the second voltage is greater than the third voltage. 13. The method of claim 10 , wherein the second resistance is greater than the first resistance. 14. The method of claim 10 , wherein the second hold time is longer than a switching time of the IGBT. 15. The method of claim 10 , wherein the third voltage is a negative rail voltage of an operational range of the IGBT. 16. The method of claim 10 , wherein the first voltage and the second voltage are between a positive rail voltage and a negative rail voltage of an operational range of the IGBT. 17. A non-transitory computer-readable storage medium for use with an insulated gate bipolar transistor (IGBT), the computer-readable storage medium including instructions that when executed by a processor, cause the processor to perform operations comprising: detecting a desaturation condition in the IGBT; and initiating a turn off procedure when desaturation is detected, the turn off procedure including: holding a gate of the IGBT at a first voltage for a duration of at least a first hold time; setting a gate resistance of the IGBT to a first resistance while the gate is held at the first voltage; detecting whether the desaturation condition has ended, and in response to the desaturation having ended: holding the gate at a second voltage for a duration of at least a second hold time; setting the gate resistance to a second resistance while the gate is held at the second voltage; and holding the gate at a third voltage to reach a steady-state off condition. 18. A system for operating an insulated gate bipolar transistor (IGBT), the system comprising: a processor; and a memory storing instructions that, when executed by the processor, configure the processor to perform operations comprising: detecting a desaturation condition in the IGBT; and initiating a turn off procedure when desaturation is detected, the turn off procedure including: holding a gate of the IGBT at a first voltage for a duration of at least a first hold time; setting a gate resistance of the IGBT to a first resistance while the gate is held at the first voltage; detecting whether the desaturation condition has ended, and in response to the desaturation having ended: holding the gate at a second voltage for a duration of at least a second hold time; setting the gate resistance to a second resistance while the gate is held at the second voltage; and holding the gate at a third voltage to reach a steady-state off condition.

Assignees

Inventors

Classifications

  • H03K17/567Primary

    Circuits characterised by the use of more than one type of semiconductor device, e.g. BIMOS, composite devices such as IGBT · CPC title

  • in composite switches · CPC title

  • in composite switches · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9748947B1 cover?
There are provided methods and systems for operating insulated gate bipolar transistors (IGBTs). For example, there is provided a method that can include detecting a desaturation condition in an IGBT and initiating a turn off procedure when desaturation is detected. The turn off procedure can include holding a gate of the IGBT at at least one voltage level intermediate between a positive rail v…
Who is the assignee on this patent?
Ge Energy Power Conversion Technology Ltd, Ge Energy Power Conversion Technology Ltd
What technology area does this patent fall under?
Primary CPC classification H03K17/567. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Aug 29 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B1). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 2 related publications on this page (citations in our corpus or others sharing the same primary CPC).