Circuits and methods providing high efficiency over a wide range of load values

US9748847B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9748847-B2
Application numberUS-201514863269-A
CountryUS
Kind codeB2
Filing dateSep 23, 2015
Priority dateOct 23, 2014
Publication dateAug 29, 2017
Grant dateAug 29, 2017

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

An apparatus and method are disclosed for providing efficient operation in a feedback loop having a synchronous buck converter. The synchronous buck converter includes a plurality of individually selectable phases, where each of the phases has a plurality of individually selectable and parallel switching legs. The circuit stores information that associates multiple different load values with respective configuration settings that each define a number of phases and a number of switching legs. As the load changes, the circuit measures the load and selects an appropriate configuration setting. The circuit applies the selected configuration setting to operate the number of phases and a number of parallel switching legs in the buck converter.

First claim

Opening claim text (preview).

What is claimed is: 1. A voltage regulator comprising: a plurality of independently selectable buck converter phases arranged in parallel and configured to provide an output voltage from a supply voltage and to provide the output voltage to a load; each of the buck converter phases including a plurality of parallel switching legs configured to receive a pulse width modulated signal from a control system of the voltage regulator, each of switching legs including at least a pair of switches arranged between the supply voltage and a low voltage; measuring circuitry configured to measure power usage at the load; and a logic circuit in communication with the measuring circuit and configured to receive an indication of power usage at the load from the measuring circuit, the logic circuit further configured to select a setting defining a number of phases and switching legs in response to the indication of power usage at the load. 2. The voltage regulator of claim 1 , wherein the measuring circuitry comprises a plurality of current measurement circuits, each of the current measurement circuits being associated with an individual one of the buck converter phases. 3. The voltage regulator of claim 1 , wherein the load comprises a processor core. 4. The voltage regulator of claim 1 , wherein the load comprises a core in a System on Chip (SOC). 5. The voltage regulator of claim 1 , further comprising: a pulse width modulation (PWM) controller configured to receive the output voltage via a feedback loop and to regulate the pulse width modulated signal in accordance with the output voltage and a reference voltage. 6. The voltage regulator of claim 1 , wherein each of the buck converter phases further comprises an inductor in communication with a respective plurality of parallel switching legs. 7. The voltage regulator of claim 1 , wherein the logic circuit is configured to activate a given one of the buck converter phases by applying a clock signal to the given one of the buck converter phases. 8. A method comprising: measuring power consumed at a load of a voltage regulator, wherein the voltage regulator includes a plurality of independently selectable buck converter phases, and each of the buck converter phases includes a plurality of independently selectable switching legs; in response to measuring the power consumed, selecting a first setting from a plurality of settings, each one of the settings defining a number of active buck converter phases and a number of active switching legs; and applying the first setting by activating ones of the buck converter phases and activating ones of the switching legs according to the first setting. 9. The method of claim 8 , wherein activating ones of the buck converter phases comprises applying a clock signal to the ones of the buck converter phases. 10. The method of claim 8 , further comprising: storing the plurality of settings in a data structure, wherein each of the settings are associated with a respective amount of load current; wherein selecting the first setting from the plurality of settings includes selecting based on an amount of current indicated by measuring the power consumed at the load. 11. The method of claim 8 , further comprising: storing the plurality of settings in a data structure, wherein each of the data settings are associated with a respective amount of load current; wherein selecting the first setting from the plurality of settings includes selecting based on an amount of current indicated by measuring the power consumed at the load and a desired efficiency level at the amount of current. 12. The method of claim 8 , wherein measuring power consumed at the load comprises: measuring current consumed by the load. 13. The method of claim 8 , wherein measuring power consumed at the load comprises: at each of the buck converter phases, measuring current provided to the load. 14. The method of claim 8 , further comprising: receiving an indication of an output voltage of the voltage regulator; adjusting a pulse width modulated (PWM) signal in response to the indication of the output voltage; providing the PWM signal to ones of the switching legs of the buck converter phases. 15. The method of claim 8 , wherein selecting the first setting comprises: matching an indication of the measured current with an associated one of the settings in a pre-programmed data structure stored at the voltage converter. 16. The method of claim 8 , wherein the method is implemented as a state machine by a logic circuit of the voltage converter. 17. A system comprising: means for measuring power at a load of a buck converter, wherein the buck converter includes a plurality of individually selectable phases, each of the phases including a plurality of individually selectable and parallel switching legs; and means for selecting a configuration setting for the buck converter in response to measuring the power at the load, wherein the configuration setting is selected from a plurality of configuration settings, each of the configuration settings defining a number of the phases and of the parallel switching legs. 18. The system of claim 17 , wherein the means for measuring comprises a plurality of current measurement circuits, each of the current measurement circuits being associated with an individual one of the phases. 19. The system of claim 17 , wherein the load comprises a processor core. 20. The system of claim 17 , wherein the load comprises a core in a System on Chip (SOC). 21. The system of claim 17 , further comprising: means for receiving an output voltage of the buck converter via a feedback loop and regulating a pulse width modulated signal in accordance with the output voltage and a reference voltage, wherein the pulse width modulated signal is received by the parallel switching legs. 22. The system of claim 17 , wherein each of the phases further comprises an inductor in communication with a respective group of the switching legs. 23. The system of claim 17 , wherein the means for selecting is configured to activate a given one of the buck converter phases by applying a clock signal to the given one of the buck converter phases. 24. A method comprising: providing an output voltage to a load by a voltage regulator having a plurality of independently selectable buck converter phases; measuring a current consumption by the load; selecting a first setting from a plurality of settings in response to measuring the current consumption, each setting of the plurality of settings defining a number of active buck converter phases and a number of transistor switching legs in each active buck converter phase; and applying the first setting to the voltage regulator. 25. The method of claim 24 , wherein applying the first setting comprises providing a clock signal to the active buck converter phases. 26. The method of claim 24 , further comprising: storing the plurality of settings in a data structure, wherein each of the settings are associated with a respective amount of load current; wherein selecting the first setting from the plurality of settings includes selecting based on an amount of current indicated by measuring the current consumption. 27. The method of claim 24 , wherein measuring the current consumption by the load comprises: at each of the buck converter phases, measuring current provided to the load.

Assignees

Inventors

Classifications

  • for the simultaneous control of series or parallel connected semiconductor devices · CPC title

  • by lowering the supply or operating voltage · CPC title

  • Electricity · mapped topic

  • with digital control · CPC title

  • Cross-Sectional Technologies · mapped topic

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9748847B2 cover?
An apparatus and method are disclosed for providing efficient operation in a feedback loop having a synchronous buck converter. The synchronous buck converter includes a plurality of individually selectable phases, where each of the phases has a plurality of individually selectable and parallel switching legs. The circuit stores information that associates multiple different load values with re…
Who is the assignee on this patent?
Qualcomm Inc
What technology area does this patent fall under?
Primary CPC classification H02M3/1584. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Aug 29 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).