Monolithic mems platform for integrated pressure, temperature, and gas sensor
US-2016266061-A1 · Sep 15, 2016 · US
US9746437B1 · US · B1
| Field | Value |
|---|---|
| Publication number | US-9746437-B1 |
| Application number | US-201715398025-A |
| Country | US |
| Kind code | B1 |
| Filing date | Jan 4, 2017 |
| Priority date | Aug 3, 2016 |
| Publication date | Aug 29, 2017 |
| Grant date | Aug 29, 2017 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A CMOS-based process for manufacturing a semiconductor gas sensor includes the steps of: I) providing a semi-product, II) etching a substrate to remove a portion of the substrate and a portion of a first insulation layer so as to form a gas-sensing cavity, thereby to expose at least one sensing electrode; and III) depositing a gas-sensitive layer to cover the at least one sensing electrode.
Opening claim text (preview).
What is claimed is: 1. A CMOS-based process for making a semi-product for manufacturing a semiconductor gas sensor, comprising the steps of: (a) preparing a substrate made from a semiconductor material and having a first surface and a second surface opposite to the first surface; (b) depositing a first insulation layer on the first surface of the substrate; (c) forming in an integrated circuit area an N-type doped region and a P-type doped region under the first surface of the substrate; (d) simultaneously forming on the first insulation layer a plurality of gate electrodes and at least one sensing electrode using a depositable conductive material, each of the gate electrodes being located above a corresponding one of the N-type and P-type doped regions, the at least one sensing electrode being located in a sensing area; (e) depositing a second insulation layer on the first insulation layer so as to cover the gate electrodes and the at least one sensing electrode; (f) forming a P-type doped source sub-region and a P-type doped drain sub-region in the N-type doped region and an N-type doped source sub-region and an N-type doped drain sub-region in the P-type doped region; (g) forming a plurality of via holes each of which extends through the first and second insulation layers and communicates with a corresponding one of the P-type doped source sub-region, the P-type doped drain sub-region, the N-type doped source sub-region, and the N-type doped drain sub-region; (h) simultaneously forming on the second insulation layer a micro-heater and a plurality of connecting ends of connecting portions using a resistive heating material, the micro-heater being in the sensing area and above the at least one sensing electrode, each of the connecting portions extending to fill a corresponding one of the via holes; and (i) depositing a third insulation layer on the second insulation layer to cover the micro-heater while leaving the connecting ends of the connecting portions exposed. 2. The method according to claim 1 , wherein the depositable conductive material is polycrystalline silicon. 3. The method according to claim 1 , wherein the resistive heating material is selected from the group consisting of tantalum nitride, tungsten, and a combination thereof. 4. A CMOS-based process for manufacturing a semiconductor gas sensor, comprising the steps of: (I) providing a semi-product made by the method according to claim 1 ; (II) etching from the second surface of the substrate to remove a portion of the substrate and a portion of the first insulation layer so as to form a gas-sensing cavity, thereby to expose the at least one sensing electrode; and (III) depositing a gas-sensitive layer to cover the at least one sensing electrode. 5. The method according to claim 4 , wherein in step (II), the first insulation layer is etched via deep reactive ion etching or inductively coupled plasma etching. 6. A semiconductor gas sensor manufactured by the method according to claim 4 .
by chemical means · CPC title
Monolithic integration, i.e. micromechanical structure and electronic processing unit are integrated on the same substrate · CPC title
Processes for functionalising a surface, e.g. provide the surface with specific mechanical, chemical or biological properties · CPC title
Investigating or analysing materials by the use of electric, electrochemical, or magnetic means (G01N3/00 – G01N25/00 take precedence; measurement or testing of electric or magnetic variables or of electric or magnetic properties of materials G01R) · CPC title
Microapparatus · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.