Semiconductor substrate
US-2024105512-A1 · Mar 28, 2024 · US
US9745667B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9745667-B2 |
| Application number | US-201214128855-A |
| Country | US |
| Kind code | B2 |
| Filing date | Jun 22, 2012 |
| Priority date | Jun 22, 2011 |
| Publication date | Aug 29, 2017 |
| Grant date | Aug 29, 2017 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A method of fabricating a wafer according to the embodiment comprises the steps of growing an wafer on a surface of the wafer in a growth temperature; and cooling the wafer after the wafer has been grown, wherein a stepwise cooling is performed when cooling the wafer.
Opening claim text (preview).
The invention claimed is: 1. A method of fabricating a wafer, the method comprising: growing a single crystal layer on a surface of the wafer at a growth temperature; cooling the wafer after the single crystal layer has been grown; and annealing the wafer, wherein the annealing of the wafer is performed at a temperature corresponding to or lower than the growth temperature, wherein the growing of the single crystal layer and the annealing of the wafer are performed in the same chamber in situ, and wherein the wafer is cut at an angle of 4° or 8°. 2. The method of claim 1 , wherein the annealing of the wafer is performed at a temperature of 800° C. to 1800° C. 3. The method of claim 1 , wherein the annealing of the wafer is performed for 1 hour or more. 4. The method of claim 1 , wherein the cooling of the wafer comprises: a first cooling of the wafer after the wafer has been grown; and a second cooling of the wafer after the wafer has been annealed. 5. The method of claim 4 , wherein a stepwise cooling is performed in the second cooling of the wafer. 6. A method of fabricating a wafer, the method comprising: growing a single crystal layer on a surface of the wafer at a growth temperature; annealing the wafer after the single crystal layer has been grown; and cooling the wafer after the wafer has been annealed, wherein the annealing of the wafer is performed at a temperature higher than the growth temperature, wherein the growing of the single crystal layer and the annealing of the wafer are performed in the same chamber in situ, and wherein the wafer is cut at an angle of 4° or 8°. 7. The method of claim 6 , wherein the annealing of the wafer is performed at a temperature higher than the growth temperature by 100° C. to 200° C. 8. The method of claim 6 , wherein the cooling of the wafer comprises cooling the wafer until a first temperature is reached, maintaining the wafer at the first temperature, cooling the wafer until a second temperature lower than the first temperature is reached, maintaining the wafer at the second temperature, cooling the wafer until a third temperature lower than the second temperature is reached, maintaining the wafer at the third temperature, cooling the wafer until a fourth temperature lower than the third temperature is reached, and maintaining the wafer at the fourth temperature. 9. The method of claim 8 , wherein the fourth temperature corresponds to the growth temperature. 10. The method of claim 6 , wherein a stepwise cooling is performed in the cooling of the wafer until a temperature becomes equal to or lower than the growth temperature. 11. The method of claim 8 , wherein the cooling of the wafer further comprises cooling the wafer until a fifth temperature lower than the fourth temperature is reached, maintaining the wafer at the fifth temperature, cooling the wafer until a sixth temperature lower than the fifth temperature is reached, and maintaining the wafer at the sixth temperature. 12. The method of claim 6 , wherein the annealing of the wafer is performed at a temperature of 800° C. to 1800° C. 13. The method of claim 1 , wherein the wafer includes silicon carbide. 14. The method of claim 1 , wherein the annealing is performed under a vacuum condition. 15. The method of claim 11 , wherein the stepwise cooling is performed at a rate of 0.1° C./hour to 10° C./hour. 16. The method of claim 6 , wherein the wafer includes silicon carbide. 17. The method of claim 6 , wherein the annealing is performed under a vacuum condition. 18. The method of claim 10 , wherein the stepwise cooling is performed at a rate of 0.1° C./hour to 10° C./hour.
Thermal treatments, e.g. annealing or sintering · CPC title
Silicon, silicon germanium or germanium · CPC title
Crystal orientations · CPC title
Silicon carbide · CPC title
characterised by treatments done after the formation of the materials · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.