Signal transfer function equalization in multi-stage delta-sigma analog-to-digital converters

US9742426B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9742426-B2
Application numberUS-201615359240-A
CountryUS
Kind codeB2
Filing dateNov 22, 2016
Priority dateDec 15, 2015
Publication dateAug 22, 2017
Grant dateAug 22, 2017

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Typically, complex systems require a separate and expensive equalizer at the output of an analog-to-digital converter (ADC). Rather than providing a separate equalizer, the effective Signal Transfer Function (STF) of a Multi-stAge noise SHaping (MASH) ADC can be modified by leveraging available digital filtering hardware necessary for quantization noise cancellation. The modification can involves adding calculations in the software previously provided for computing digital quantization noise cancellation filter coefficients, where the calculations are added to take into account equalization as well. As a result, the signal transfer function can be modified to meet ADC or system-level signal-chain specifications without additional equalization hardware. The method is especially attractive for high-speed applications where magnitude and phase responses are more challenging to meet.

First claim

Opening claim text (preview).

What is claimed is: 1. A method for digital quantization noise cancellation and equalization for a system having a multi-stage noise shaping analog-to-digital converter (MASH ADC), the method comprising: determining a digital transfer function response of a particular stage in the MASH ADC; determining an equalization filter response; and combining the digital transfer function response and the equalization filter response into a combined digital filter. 2. The method of claim 1 , further comprising: filtering, by the combined digital filter, a digital output of a different stage in the MASH ADC. 3. The method of claim 1 , wherein the digital transfer function of the particular stage is a digital signal transfer function estimating an actual signal transfer function of the particular stage. 4. The method of claim 1 , wherein the digital transfer function of the particular stage is a digital noise transfer function estimating an actual noise transfer function of the particular stage. 5. The method of claim 1 , further comprising: determining a desired signal transfer function response for the system having the MASH ADC. 6. The method of claim 1 , wherein determining the equalization filter response comprises determining the equalization filter response based on a desired signal transfer function response and transfer functions in a signal path of the MASH ADC. 7. The method of claim 1 , wherein combining the digital transfer function response and the equalization filter response comprises: convolving the digital transfer function response with the equalization filter response in a time domain to determine filter coefficients of the combined digital filter. 8. The method of claim 1 , further comprising: writing filter coefficients of the combined digital filter to a programmable finite impulse response filter. 9. A system having digital quantization noise cancellation and equalization, the system comprising: multi-stage noise shaping analog-to-digital converter (MASH ADC); circuitry for estimating a transfer function response of a particular stage of the MASH ADC; a programmable filter for filtering a further stage of the MASH ADC; and logic for computing coefficients of the programmable filter based on the estimated transfer function response and a determined equalization filter response. 10. The system of claim 9 , wherein the MASH ADC is a continuous-time MASH ADC. 11. The system of claim 9 , wherein: the MASH ADC comprises at least a first stage and a subsequent second stage; the particular stage is the subsequent second stage in the MASH ADC; and the circuitry for estimating the transfer function response comprises circuitry for making measurements of the subsequent second stage of MASH ADC and determining a digital signal transfer function response as the estimated transfer function response, which estimates an actual signal transfer function of the subsequent second stage of MASH ADC, from the measurements. 12. The system of claim 9 , wherein: the MASH ADC comprises at least a first stage and a subsequent second stage; the particular stage is the first stage in the MASH ADC; and the circuitry for estimating the transfer function response comprises circuitry for making measurements of the first stage of MASH ADC and determining a digital noise transfer function response as the estimated transfer function response, which estimates an actual noise transfer function of the first stage of MASH ADC, from the measurements. 13. The system of claim 9 , wherein the programmable filter processes a digital output generated by the further stage prior to combining results from the stages of the MASH ADC for a final digital output. 14. The system of claim 9 , wherein the logic for computing the coefficients of the programmable filter comprises logic for determining the determined equalization filter response from a desired signal transfer function response of the system and transfer functions in a signal path of the MASH ADC. 15. The system of claim 9 , wherein the logic for computing the coefficients of the programmable filter comprises combining the estimated transfer function response and the determined equalization filter response into a single digital filter. 16. The system of claim 9 , wherein: the programmable filter is a programmable finite impulse response filter. 17. The system of claim 16 , further comprising: circuitry for writing the coefficients of the programmable filter to the programmable finite impulse response filter. 18. An apparatus having digital quantization noise cancellation and equalization, the apparatus comprising: multi-stage noise shaping analog-to-digital converter (MASH ADC); programmable means for filtering a digital output of a particular stage of the MASH ADC; and means for computing coefficients of the programmable means based on an estimated transfer function response of a further stage of the MASH ADC and a determined equalization filter response. 19. The apparatus of claim 18 , further comprising: means for measuring of the further stage of MASH ADC; and means for determining the estimated transfer function response, which estimates an actual signal transfer function of the further stage of MASH ADC, from the measurements. 20. The apparatus of claim 18 , wherein means for computing coefficients of the programmable filter comprises: means for determining the determined equalization filter response from a desired signal transfer function response of the apparatus and transfer functions in a signal path of the MASH ADC; and means for combining the estimated transfer function response of the further stage of the MASH ADC and the determined equalization filter response.

Assignees

Inventors

Classifications

  • Analogue/digital converters using delta-sigma modulation as an intermediate step · CPC title

  • H03M3/358Primary

    of non-linear distortion, e.g. instability (avoiding instability by structural design H03M3/44) · CPC title

  • Filters characterised by a particular frequency response or filtering method · CPC title

  • Variable filters; Programmable filters · CPC title

  • H03M3/414Primary

    having multiple quantisers arranged in cascaded loops, each of the second and further loops processing the quantisation error of the loop preceding it, i.e. multiple stage noise shaping [MASH] type · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9742426B2 cover?
Typically, complex systems require a separate and expensive equalizer at the output of an analog-to-digital converter (ADC). Rather than providing a separate equalizer, the effective Signal Transfer Function (STF) of a Multi-stAge noise SHaping (MASH) ADC can be modified by leveraging available digital filtering hardware necessary for quantization noise cancellation. The modification can involv…
Who is the assignee on this patent?
Analog Devices Inc
What technology area does this patent fall under?
Primary CPC classification H03M3/358. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Aug 22 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).