Outphasing transmitter systems and methods

US9742367B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9742367-B2
Application numberUS-201514812579-A
CountryUS
Kind codeB2
Filing dateJul 29, 2015
Priority dateJul 29, 2015
Publication dateAug 22, 2017
Grant dateAug 22, 2017

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

The present disclosure is directed to a system and method for performing the outphasing technique without using a combiner at the output of two power amplifiers to reduce loss and distortions.

First claim

Opening claim text (preview).

What is claimed is: 1. A transmitter front-end, comprising: a modulator configured to produce a first constant-envelope rectangular wave signal of amplitude A 0 and phase (θ−φ) and a second constant-envelope rectangular wave signal of amplitude A 0 and phase (θ+φ), where θ is a modulation angle and φ is an outphasing angle; and a power amplifier configured to amplify a logical conjunction of the first constant-envelope rectangular wave signal and the second constant-envelope rectangular wave signal to provide an output signal, wherein the power amplifier comprises at least two series coupled switches configured to provide the logical conjunction of the first constant-envelope rectangular wave signal and the second constant-envelope rectangular wave signal. 2. The transmitter front-end of claim 1 , wherein the power amplifier is a class-D power amplifier. 3. The transmitter front-end of claim 1 , wherein the at least two series coupled switches comprise: a first set of two series transistors coupled between ground and a first end of a primary winding of a balun; and a second set of two series transistors coupled between ground and a second end of the primary winding of the balun. 4. The transmitter front-end of claim 3 , wherein gates of the first set of two series transistors are respectively coupled to the first constant-envelope rectangular wave signal and the second constant-envelope rectangular wave signal. 5. The transmitter front-end of claim 3 , wherein gates of the second set of two series transistors are respectively coupled to a complement of the first constant-envelope rectangular wave signal and a complement of the second constant-envelope rectangular wave signal. 6. The transmitter front-end of claim 1 , further comprising: a calibration circuit configured to sweep φ over a range of values and measure amplitude A and phase Ψ of the output signal over the range of values for φ. 7. The transmitter front-end of claim 6 , wherein the calibration circuit is further configured to subtract, for a given value of φ, a value proportional to the measured value of Ψ at the given value of φ from the first constant-envelope rectangular wave signal and the second constant-envelope rectangular wave signal. 8. The transmitter front-end of claim 6 , wherein the calibration circuit is further configured to map φ to φ′ based on the measured value of A at φ′ corresponding to a desired value of A at φ. 9. A transmitter front-end, comprising: a modulator configured to produce a first constant-envelope rectangular wave signal of amplitude A 0 and phase (θ−φ) and a second constant-envelope rectangular wave signal of amplitude A 0 and phase (θ+φ), where θ is a modulation angle and φ is an outphasing angle; a power amplifier configured to amplify a logical conjunction of the first constant-envelope rectangular wave signal and the second constant-envelope rectangular wave signal to provide an output signal, wherein the power amplifier comprises at least two series coupled switches configured to provide the logical conjunction of the first constant-envelope rectangular wave signal and the second constant-envelope rectangular wave signal; and a calibration circuit configured to calibrate an amplitude A and phase Ψ of the output signal by adjusting φ. 10. The transmitter front-end of claim 9 , wherein the power amplifier is a class-D power amplifier. 11. The transmitter front-end of claim 9 , wherein the at least two series coupled switches comprise: a first set of two series transistors coupled between ground and a first end of a primary winding of a balun; and a second set of two series transistors coupled between ground and a second end of the primary winding of the balun. 12. The transmitter front-end of claim 11 , wherein gates of the first set of two series transistors are respectively coupled to the first constant-envelope rectangular wave signal and the second constant-envelope rectangular wave signal. 13. The transmitter front-end of claim 11 , wherein gates of the second set of two series transistors are respectively coupled to a complement of the first constant-envelope rectangular wave signal and a complement of the second constant-envelope rectangular wave signal. 14. The transmitter front-end of claim 11 , wherein the calibration circuit is further configured to sweep φ over a range of values and measure A and Ψ over the range of values for φ. 15. The transmitter front-end of claim 14 , wherein the calibration circuit is further configured to subtract, for a given value of φ, a value proportional to the measured value of Ψ at the given value of φ from the first constant-envelope rectangular wave signal and the second constant-envelope rectangular wave signal. 16. The transmitter front-end of claim 14 , wherein the calibration circuit is further configured to map φ to φ′ based on the measured value of A at φ′ corresponding to a desired value of A at φ. 17. A method, comprising: producing a first constant-envelope rectangular wave signal of amplitude A 0 and phase (θ−φ), where θ is a modulation angle and φ is an outphasing angle; producing a second constant-envelope rectangular wave signal of amplitude A 0 and phase (θ+φ); and amplifying, using a power amplifier, a logical conjunction of the first constant-envelope rectangular wave signal and the second constant-envelope rectangular wave signal to provide an output signal, wherein the logical conjunction of the first constant-envelope rectangular wave signal and the second constant-envelope rectangular wave signal is provided by at least two series coupled switches of the power amplifier. 18. The method of claim 17 , further comprising: sweeping φ over a range of values; and measuring amplitude A and phase Ψ of the output signal over the range of values for φ. 19. The method of claim 18 , further comprising: subtracting, for a given value of φ, a value proportional to the measured value of Ψ at the given value of φ from the first constant-envelope rectangular wave signal and the second constant-envelope rectangular wave signal. 20. The method of claim 18 , further comprising: mapping φ to φ′ based on the measured value of A at φ′ corresponding to a desired value of A at φ.

Assignees

Inventors

Classifications

  • Pulse amplitude modulation being used in an amplifying circuit · CPC title

  • the amplifier being a radio frequency amplifier · CPC title

  • H03F3/217Primary

    Class D power amplifiers; Switching amplifiers · CPC title

  • with semiconductor devices only · CPC title

  • with field-effect devices (H03F3/195 takes precedence) · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9742367B2 cover?
The present disclosure is directed to a system and method for performing the outphasing technique without using a combiner at the output of two power amplifiers to reduce loss and distortions.
Who is the assignee on this patent?
Avago Technologies General Ip
What technology area does this patent fall under?
Primary CPC classification H03F3/217. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Aug 22 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).