Apparatus and method for adjusting a rate at which data is transferred from a media access controller to a memory in a physical-layer circuit

US9740455B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9740455-B2
Application numberUS-201514944630-A
CountryUS
Kind codeB2
Filing dateNov 18, 2015
Priority dateApr 19, 2006
Publication dateAug 22, 2017
Grant dateAug 22, 2017

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A physical-layer circuit including a memory, a physical-layer device and a control circuit. The memory receives data from a media access controller (MAC) at a first rate. The MAC is separate from the physical-layer circuit. The physical-layer device receives the data from the memory and transmits the data from the physical-layer circuit to a peer device. The physical-layer device transfers the data from the memory to the peer device at a second rate. An amount of data stored in the memory is based on a difference between the first and second rates. The second rate is less than the first rate. The control circuit is connected between the memory and the physical layer device. The control circuit monitors the amount of the data stored in the memory and, based on the amount of the data stored in the memory, transmits a frame to the MAC to decrease the first rate.

First claim

Opening claim text (preview).

What is claimed is: 1. A physical-layer circuit in a network device, the physical-layer circuit comprising: a memory to receive data from a media access controller at a first rate, wherein the media access controller is in the network device and separate from the physical-layer circuit; a physical-layer device to (i) receive the data from the memory, and (ii) transmit the data from the physical-layer circuit to a peer device, wherein the physical-layer device is to transmit the data from the memory to the peer device at a second rate, wherein an amount of data stored in the memory is based on a difference between the first rate and the second rate, and wherein the second rate is less than the first rate; and a control circuit coupled to the memory and the physical-layer device, wherein the control circuit is to (i) monitor the amount of the data stored in the memory, and (ii) if the amount of the data stored in the memory exceeds a predetermined threshold, transmit a first frame from the control circuit to the media access controller to decrease the first rate at which the media access controller transfers the data to the memory, wherein the control circuit is connected between the media access controller and the physical-layer device. 2. The physical-layer circuit of claim 1 , wherein the first frame indicates a pause interval during which the media access controller is to temporarily cease transferring of the data to the memory. 3. The physical-layer circuit of claim 1 , the control circuit is further to (i) determine Whether the amount of the data stored in the memory has exceeded the predetermined threshold, and (ii) transmit the first frame to the media access controller in response to the amount of the data stored in the memory having exceeded the predetermined threshold. 4. The physical-layer circuit of claim 1 , wherein: the physical-layer device is further to receive a second frame from the peer device; and the control circuit is further to, in response to the second frame, pause transfer of the data from the memory to the physical-layer device. 5. A network device comprising: a media access controller; and a physical-layer circuit comprising a memory to receive data from the media access controller at a first rate, wherein the media access controller is in the network device and separate from the physical-layer circuit, a physical-layer device to (i) receive the data from the memory, and (ii) transmit the data from the physical-layer circuit to a peer device, wherein the physical-layer device transfers the data from the memory to the peer device at a second rate, wherein an amount of data stored in the memory is based on a difference between the first rate and the second rate, and wherein the second rate is less than the first rate, and a control circuit coupled to the memory and the physical-layer device, wherein the control circuit is to (i) monitor the amount of the data stored in the memory, and (ii) if the amount of the data stored in the memory exceeds a predetermined threshold, transmit a first frame from the control circuit to the media access controller to decrease the first rate at which the media access controller transfers the data to the memory, wherein the media access controller is to, in response to receiving the first frame from the control circuit, decreases the first rate at which the media access controller transfers the data to the memory, the first rate is decreased to a second rate, the second rate is greater than zero, and the first rate is decreased to the second rate without pausing the media access controller. 6. The network device of claim 5 , further comprising a host, wherein: the host transfers the data to the media access controller prior to the media access controller transferring the data to the memory; and the media access controller, the memory, the physical-layer device, and the control circuit are implemented on an integrated circuit. 7. The network device of claim 6 , wherein the media access controller is further to stop storing the data from the host in the memory in response to the first frame. 8. The network device of claim 5 , wherein the media access controller is further to stop storing the data in the memory for an interval of time specified in the first frame. 9. The network device of claim 5 , wherein: the media access controller is a single-speed media access controller; and the physical-layer device is a quad-speed physical-layer device having a plurality of speeds. 10. The network device of claim 5 , wherein the media access controller is further to operate at (i) the first rate while the physical-layer device is operating at the second rate, and (ii) a third rate while the physical-layer device is operating at a fourth rate. 11. The network device of claim 10 , wherein: the third rate is greater than 0 and less than the first rate; and the fourth rate is greater than 0 and less than the second rate. 12. A method of operating a physical-layer circuit in a network device, wherein the physical-layer circuit comprises a memory, a control circuit and a physical-layer device, and wherein the control circuit is coupled to the memory and the physical-layer device, the method comprising: receiving data at the memory from a media access controller, wherein the data is received at the memory at a first rate, and wherein the media access controller is in the network device and separate from the physical-layer circuit; receiving the data from the memory at the physical-layer device; transmitting the data from the physical-layer circuit to a peer device, wherein physical-layer device transfers the data from the memory to the peer device at a second rate, wherein an amount of data stored in the memory is based on a difference between the first rate and the second rate, and wherein the second rate is less than the first rate; monitoring the amount of the data stored in the memory; and if the amount of the data stored in the memory exceeds a predetermined threshold, transmitting a first frame from the control circuit to the media access controller to decrease the first rate at which the media access controller transfers the data to the memory, wherein the control circuit is connected between the media access controller and the physical-layer device. 13. The method of claim 12 , wherein the first frame indicates a pause interval during which the media access controller is to temporarily cease transferring of the data to the memory. 14. The method of claim 12 , further comprising determining whether the amount of the data stored in the memory has exceeded a predetermined threshold, wherein the transmitting of the first frame to the media access controller is performed in response to the amount of the data stored in the memory having exceeded the predetermined threshold. 15. The method of claim 12 , further comprising: receiving a second frame from the peer device at the physical-layer device; and in response to the second frame, pausing transfer of the data from the memory to the physical-layer device. 16. The method of claim 12 , wherein: the media access controller is a single-speed media access controller; and the physical-layer device is a quad-speed physical-layer device having a plurality of speeds. 17. The method of claim 12 , wherein: the media access controller is further to operate at (i) the first rate while the physical-layer device is operating at the second rate, and (ii) a third rate while the physical-layer device is operating at a fourth rate; the third rate is greater th

Assignees

Inventors

Classifications

  • Buffering arrangements · CPC title

  • Flow control; Congestion control · CPC title

  • Bidirectional FIFO, i.e. system allowing data transfer in two directions · CPC title

  • Reactions to storage capacity overflow · CPC title

  • Free address space management · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9740455B2 cover?
A physical-layer circuit including a memory, a physical-layer device and a control circuit. The memory receives data from a media access controller (MAC) at a first rate. The MAC is separate from the physical-layer circuit. The physical-layer device receives the data from the memory and transmits the data from the physical-layer circuit to a peer device. The physical-layer device transfers the …
Who is the assignee on this patent?
Marvell World Trade Ltd
What technology area does this patent fall under?
Primary CPC classification G06F13/4234. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Aug 22 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).