Power control device, electrical apparatus, and image forming device

US9740153B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9740153-B2
Application numberUS-201414293063-A
CountryUS
Kind codeB2
Filing dateJun 2, 2014
Priority dateJul 3, 2013
Publication dateAug 22, 2017
Grant dateAug 22, 2017

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A power control device includes non-volatile memory, a controller, and a logic circuit. The non-volatile memory includes a function of externally outputting a logical state of a bit stored in a specific area as a state hold signal that indicates an ON/OFF state of a device function unit before a power cutoff. The controller controls the ON/OFF state of the device function unit and also writes the ON/OFF state of the device function unit to the specific area of the non-volatile memory. The logic circuit controls power supply to the controller on the basis of a logic level of the state hold signal from the non-volatile memory.

First claim

Opening claim text (preview).

What is claimed is: 1. A power control device comprising: non-volatile memory that includes a function of externally outputting a logical state of a bit stored in a specific area as a state hold signal that indicates an ON/OFF state of a device function unit before a power cutoff; a controller that controls the ON/OFF state of the device function unit and also writes the ON/OFF state of the device function unit to the specific area of the non-volatile memory; a logic circuit that controls power supply to the controller on the basis of a logic level of the state hold signal from the non-volatile memory; and an acceleration detector that detects acceleration of the device function unit; wherein the controller, on the basis of an acceleration value detected by the acceleration detector, determines whether or not an earthquake occurred, and in a case of determining that an earthquake occurred, writes the occurrence of the earthquake to another specific area of the non-volatile memory different from the specific area, the non-volatile memory externally outputs a logical state of a bit stored in the other specific area as an earthquake detection signal that indicates whether or not an earthquake was detected, and the logic circuit conducts control to not supply power to the controller in a case in which the logic level of the earthquake detection signal from the non-volatile memory indicates that an earthquake was detected, even in a case in which the logic level of the state hold signal from the non-volatile memory indicates that the device function unit was in an ON state before the power cutoff. 2. The power control device according to claim 1 , wherein in an initial state after power is supplied, the controller switches the device function unit to an ON state. 3. The power control device according to claim 1 , wherein in an initial state after power is supplied, the controller switches the device function unit to an ON state only in a case in which the current time is within a preset time period. 4. The power control device according to claim 1 , further comprising: a voltage generator that generates a voltage to supply to the controller; wherein the logic circuit puts the voltage generator in an operational state in a case in which the logic level of the state hold signal from the non-volatile memory indicates that the device function unit was in an ON state before the power cutoff and the logic level of the earthquake detection signal from the non-volatile memory indicates that an earthquake was not detected. 5. The power control device according to claim 2 , further comprising: a voltage generator that generates a voltage to supply to the controller; wherein the logic circuit puts the voltage generator in an operational state in a case in which the logic level of the state hold signal from the non-volatile memory indicates that the device function unit was in an ON state before the power cutoff and the logic level of the earthquake detection signal from the non-volatile memory indicates that an earthquake was not detected. 6. The power control device according to claim 3 , further comprising: a voltage generator that generates a voltage to supply to the controller; wherein the logic circuit puts the voltage generator in an operational state in a case in which the logic level of the state hold signal from the non-volatile memory indicates that the device function unit was in an ON state before the power cutoff and the logic level of the earthquake detection signal from the non-volatile memory indicates that an earthquake was not detected. 7. An electrical apparatus comprising: a power control device that includes non-volatile memory provided with a function of externally outputting a logical state of a bit stored in a specific area as a state hold signal that indicates an ON/OFF state of a device function unit before a power cutoff, a controller that controls the ON/OFF state of the device function unit and also writes the ON/OFF state of the device function unit to the specific area of the non-volatile memory, and a logic circuit that controls power supply to the controller on the basis of a logic level of the state hold signal from the non-volatile memory; a device function unit whose ON/OFF state is controlled by the power control device; and an acceleration detector that detects acceleration of the device function unit; wherein the controller, on the basis of an acceleration value detected by the acceleration detector, determines whether or not an earthquake occurred, and in a case of determining that an earthquake occurred, writes the occurrence of the earthquake to another specific area of the non-volatile memory different from the specific area, the non-volatile memory externally outputs a logical state of a bit stored in the other specific area as an earthquake detection signal that indicates whether or not an earthquake was detected, and the logic circuit conducts control to not supply power to the controller in a case in which the logic level of the earthquake detection signal from the non-volatile memory indicates that an earthquake was detected, even in a case in which the logic level of the state hold signal from the non-volatile memory indicates that the device function unit was in an ON state before the power cutoff. 8. An image forming device comprising: a power control device that includes non-volatile memory provided with a function of externally outputting a logical state of a bit stored in a specific area as a state hold signal that indicates an ON/OFF state of a device function unit before a power cutoff, a controller that controls the ON/OFF state of the device function unit and also writes the ON/OFF state of the device function unit to the specific area of the non-volatile memory, and a logic circuit that controls power supply to the controller on the basis of a logic level of the state hold signal from the non-volatile memory; a device function unit, provided with an image output unit that outputs an image onto a print medium, whose ON/OFF state is controlled by the power control device; and an acceleration detector that detects acceleration of the device function unit; wherein the controller, on the basis of an acceleration value detected by the acceleration detector, determines whether or not an earthquake occurred, and in a case of determining that an earthquake occurred, writes the occurrence of the earthquake to another specific area of the non-volatile memory different from the specific area, the non-volatile memory externally outputs a logical state of a bit stored in the other specific area as an earthquake detection signal that indicates whether or not an earthquake was detected, and the logic circuit conducts control to not supply power to the controller in a case in which the logic level of the earthquake detection signal from the non-volatile memory indicates that an earthquake was detected, even in a case in which the logic level of the state hold signal from the non-volatile memory indicates that the device function unit was in an ON state before the power cutoff.

Assignees

Inventors

Classifications

  • G06F1/30Primary

    Means for acting in the event of power-supply failure or interruption, e.g. power-supply fluctuations (for resetting only G06F1/24) · CPC title

  • Management of the backup or restore process · CPC title

  • Physics · mapped topic

  • Power supply control, e.g. power-saving mode, automatic power turn-off · CPC title

  • Measuring or predicting earthquakes · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9740153B2 cover?
A power control device includes non-volatile memory, a controller, and a logic circuit. The non-volatile memory includes a function of externally outputting a logical state of a bit stored in a specific area as a state hold signal that indicates an ON/OFF state of a device function unit before a power cutoff. The controller controls the ON/OFF state of the device function unit and also writes t…
Who is the assignee on this patent?
Fuji Xerox Co Ltd
What technology area does this patent fall under?
Primary CPC classification G06F1/30. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Aug 22 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).