System and method for the electronic design of collaborative and validated architectures
US-9317640-B2 · Apr 19, 2016 · US
US9734273B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9734273-B2 |
| Application number | US-201414567495-A |
| Country | US |
| Kind code | B2 |
| Filing date | Dec 11, 2014 |
| Priority date | May 27, 2014 |
| Publication date | Aug 15, 2017 |
| Grant date | Aug 15, 2017 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
This application discloses a computing system implementing tools and mechanisms to generate a framework for a system-level design of an electronic system, wherein the system-level design includes multiple electronic designs from different electronic design automation tools. The tools and mechanisms can correlate design components in the electronic designs to different portions of the framework for the system-level design, and determine whether the electronic designs are congruent with the system-level design based, at least in part, on the correlation of the electronic designs to the different portions of the framework for the system-level design.
Opening claim text (preview).
The invention claimed is: 1. A method comprising: generating, by a computing system, a framework for a system-level design of an electronic system, wherein the framework for the system-level design includes a plurality of objects corresponding to a plurality of different portions of the system-level design, and wherein each of the objects is assigned one or more attributes configured to define one or more characteristics for design data expected to be correlated with at least one of the portions of the system-level design; correlating, by the computing system, a plurality of design components in a plurality of electronic circuit designs generated by a plurality of electronic design automation tools to the objects corresponding to the different portions of the system-level design; comparing, by the computing system, the design components in the electronic circuit designs to the characteristics for the design data defined by the attributes of the objects correlated to the design components in the electronic circuit designs; and determining, by the computing system, whether the electronic circuit designs are congruent with the system-level design based, at least in part, on the comparison of the design components in the electronic circuit designs to the characteristics for the design data defined by the attributes of the objects in the framework for the system-level design. 2. The method of claim 1 further comprises notifying, by the computing system, one or more of the electronic design automation tools that the electronic circuit designs are incongruent with the system-level design of the electronic system based on a plurality of action instructions defined in the framework for the system-level design of the electronic system. 3. The method of claim 1 , wherein determining whether the electronic circuit designs are congruent with the system-level design of the electronic system includes determining whether the electronic circuit designs are congruent with a specification for the electronic system defined by the system-level design or congruent with each other. 4. The method of claim 1 , wherein the attributes are configured to identify a relationship between the corresponding objects or actions to perform based on the correlation of the design components in the electronic circuit designs to the objects corresponding to the different portions of the framework for the system-level design. 5. The method of claim 1 , wherein determining whether the electronic circuit designs are congruent with the system-level design of the electronic system further comprises: identifying which of the electronic circuit designs are correlated to the objects in the framework that are related to each other; and comparing the attributes of the related objects to the correlated design components of the electronic circuit designs to determine congruency with the system-level design of the electronic system. 6. The method of claim 1 further comprises generating a graphical presentation configured to depict a structure of the objects in the framework, where the structure of the objects shows inter-relationships between the objects based on the attributes of the objects. 7. A system comprising: a memory device configured to store machine-readable instructions; and a computing system including one or more processing devices, in response to executing the machine-readable instructions, configured to generate a framework for a system-level design of an electronic system, wherein the framework for the system-level design includes a plurality of objects corresponding to a plurality of different portions of the system-level design, and wherein each of the objects is assigned one or more attributes configured to define one or more characteristics for design data expected to be correlated with at least one of the portions of the system-level design; correlate a plurality of design components in a plurality of electronic circuit designs generated by a plurality of electronic design automation tools to the objects corresponding to the different portions of the system-level design, compare the design components in the electronic circuit designs to the characteristics for the design data defined by the attributes of the objects correlated to the design components in the electronic circuit designs, and determine whether the electronic circuit designs are congruent with the system-level design based, at least in part, on the comparison of the design components in the electronic circuit designs to the characteristics for the design data defined by the attributes of the objects in the framework for the system-level design. 8. The system of claim 7 , wherein the one or more processing devices, in response to executing the machine-readable instructions, are further configured to notify one or more of the electronic design automation tools based on a plurality of action instructions defined in the framework for the system-level design of the electronic system. 9. The system of claim 7 , wherein the one or more processing devices, in response to executing the machine-readable instructions, are further configured to determine whether the electronic circuit designs are congruent with a specification for the electronic system defined by the system-level design or with each other. 10. The system of claim 7 , wherein the attributes are configured to identify a relationship between the corresponding objects or actions to perform based on the correlation of the design components in the electronic circuit designs to the objects corresponding to the different portions of the framework for the system-level design. 11. The system of claim 7 , wherein the one or more processing devices, in response to executing the machine-readable instructions, are further configured to identify which of the electronic circuit designs are correlated to the objects in the framework that are related to each other, and compare the attributes of the related objects to the correlated design components of the electronic circuit designs to determine congruency with the system-level design of the electronic system. 12. An apparatus comprising at least one computer-readable memory device storing instructions configured to cause one or more processing devices to perform operations comprising: generating a framework for a system-level design of an electronic system, wherein the framework for the system-level design includes a plurality of objects corresponding to a plurality of different portions of the system-level design, and wherein each of the objects is assigned one or more attributes configured to define one or more characteristics for design data expected to be correlated with at least one of the portions of the system-level design; correlating a plurality of design components in a plurality of electronic circuit designs generated by a plurality of electronic design automation tools to the objects corresponding to the different portions of the system-level design; comparing the design components in the electronic circuit designs to the characteristics for the design data defined by the attributes of the objects correlated to the design components in the electronic circuit designs; and determining whether the electronic circuit designs are congruent with the system-level design based, at least in part, on the comparison of the design components in the electronic circuit designs to the characteristics for the design data defined by the attributes of the objects in the framework for the system-level design. 13. The apparatus of claim 12 , wherein the instructions are configured to cause the one or more processing devices to perform ope
Configuration CAD, e.g. designing by assembling or positioning modules selected from libraries of predesigned modules · CPC title
Constraint-based CAD · CPC title
Computer-aided design [CAD] · CPC title
Multi-objective optimisation, e.g. Pareto optimisation using simulated annealing [SA], ant colony algorithms or genetic algorithms [GA] · CPC title
CAD in a network environment, e.g. collaborative CAD or distributed simulation · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.