Motherboard and electronic device using the same

US9733683B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9733683-B2
Application numberUS-201514736823-A
CountryUS
Kind codeB2
Filing dateJun 11, 2015
Priority dateJan 21, 2015
Publication dateAug 15, 2017
Grant dateAug 15, 2017

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A motherboard includes a power module, a display module, a control module, and a protection module. The protection module is coupled to the power module, the display module, and the control module. The control module is capable of outputting a first control signal to control the protection module to connect the power module to the display module to be powered by the power module or disconnect the power module from the display module.

First claim

Opening claim text (preview).

What is claimed is: 1. A motherboard comprising: a power module, wherein the power module comprises a power terminal, a fuse, a first capacitor, a second capacitor, a third capacitor, a fourth capacitor, and a ferrite bead, the power terminal of the power module, the fuse, the ferrite bead, and the fourth capacitor are connected in that order, a node between the ferrite bead and the fuse is coupled to ground through the first capacitor, the second capacitor and the third capacitor coupled in parallel; a display module; a control module; and a protect module coupled to the power module, the display module, and the control module; wherein the control module is configured to output a first control signal to the protect module; and the protect module is configured to connect the power module to the display module or disconnect the power module from the display module upon receipt of the first control signal. 2. The motherboard as claim 1 , wherein the protect module comprises a field effect transistor (FET), a gate of the FET is coupled to the control module to receive the first control signal, a source of the FET is coupled to a power terminal of the display module, a drain of the FET is coupled to the power module. 3. The motherboard as claim 2 , wherein the FET is n-channel metal oxide semiconductor FET. 4. The motherboard as claim 2 , wherein the drain of the FET is coupled to a node between the ferrite bead and the fourth capacitor. 5. A motherboard as claim 1 , wherein the control module is capable of outputting a second control signal to control a computer to enter or quit a standby state. 6. A motherboard as claim 1 , wherein the control module is a platform controller. 7. An electronic device, comprising: a motherboard, comprising: a power module, wherein the power module comprises a power terminal, a fuse, a first capacitor, a second capacitor, a third capacitor, a fourth capacitor, and a ferrite bead, the power terminal of the power module, the fuse, the ferrite bead, and the fourth capacitor are connected in that order, a node between the ferrite bead and the fuse is coupled to ground through the first capacitor, the second capacitor and the third capacitor coupled in parallel; a display module; a control module, and a protect module, wherein the protect module is coupled to the power module, the display module, and the control module, the control module is configured to output a first control signal to the protect module, the protect module is configured to connect the power module to the display module or disconnect the power module from the display module upon receipt of the first control signal. 8. The electronic device as claim 7 , wherein the protect module comprises a FET, a gate of the FET is coupled to the control module to receive the first control signal, a source of the FET is coupled to a power terminal of the display module, a drain of the FET is coupled to the power module. 9. The electronic device as claim 8 , wherein the FET is n-channel metal oxide semiconductor FET. 10. The electronic device as claim 9 , wherein the drain of the FET is coupled to a node between the ferrite bead and the fourth capacitor. 11. The electronic device as claim 7 , wherein the control module is capable of outputting a second control signal to control a computer to enter or quit a standby state. 12. The electronic device as claim 7 , wherein the control module is a platform controller.

Assignees

Inventors

Classifications

  • G06F1/28Primary

    Supervision thereof, e.g. detecting power-supply failure by out of limits supervision · CPC title

  • G06F1/26Primary

    Power supply means, e.g. regulation thereof (for memories G11C) · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9733683B2 cover?
A motherboard includes a power module, a display module, a control module, and a protection module. The protection module is coupled to the power module, the display module, and the control module. The control module is capable of outputting a first control signal to control the protection module to connect the power module to the display module to be powered by the power module or disconnect t…
Who is the assignee on this patent?
Hong Fu Jin Prec Ind (Wuhan) Co Ltd, Hon Hai Prec Ind Co Ltd
What technology area does this patent fall under?
Primary CPC classification G06F1/28. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Aug 15 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).