Semiconductor device and method for manufacturing the same

US9728555B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9728555-B2
Application numberUS-201514926722-A
CountryUS
Kind codeB2
Filing dateOct 29, 2015
Priority dateFeb 5, 2010
Publication dateAug 8, 2017
Grant dateAug 8, 2017

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A more convenient and highly reliable semiconductor device which has a transistor including an oxide semiconductor with higher impact resistance used for a variety of applications is provided. A semiconductor device has a bottom-gate transistor including a gate electrode layer, a gate insulating layer, and an oxide semiconductor layer over a substrate, an insulating layer over the transistor, and a conductive layer over the insulating layer. The insulating layer covers the oxide semiconductor layer and is in contact with the gate insulating layer. In a channel width direction of the oxide semiconductor layer, end portions of the gate insulating layer and the insulating layer are aligned with each other over the gate electrode layer, and the conductive layer covers a channel formation region of the oxide semiconductor layer and the end portions of the gate insulating layer and the insulating layer and is in contact with the gate electrode layer.

First claim

Opening claim text (preview).

What is claimed is: 1. A semiconductor device comprising a transistor, the transistor comprising: a first conductive layer; a first insulating layer over the first conductive layer; an oxide semiconductor layer over the first insulating layer; a second insulating layer over the oxide semiconductor layer; and a second conductive layer over the second insulating layer, wherein the oxide semiconductor layer overlaps with the first conductive layer and the second conductive layer, wherein each of the first conductive layer and the second conductive layer extends beyond both side edges of the oxide semiconductor layer in a channel width direction of the transistor, wherein the oxide semiconductor layer is surrounded by the first insulating layer and the second insulating layer, and wherein a channel width of the transistor is larger than a channel length of the transistor. 2. The semiconductor device according to claim 1 , wherein the semiconductor device is a display device. 3. The semiconductor device according to claim 1 , wherein the transistor is included in a driver circuit. 4. The semiconductor device according to claim 1 , wherein a carrier concentration of a channel formation region of the transistor is lower than 1×10 11 /cm 3 . 5. The semiconductor device according to claim 1 , wherein the transistor comprises: a source electrode over and electrically connected with the oxide semiconductor layer; and a drain electrode over and electrically connected with the oxide semiconductor layer. 6. The semiconductor device according to claim 1 , wherein the second conductive layer is in contact with and electrically connected to the first conductive layer. 7. A semiconductor device comprising a transistor, the transistor comprising: a first conductive layer; a first insulating layer over the first conductive layer; an oxide semiconductor layer formed over the first insulating layer in a state where a substrate over which the first conductive layer is formed is heated; a second insulating layer over the oxide semiconductor layer; and a second conductive layer over the second insulating layer, wherein the oxide semiconductor layer overlaps with the first conductive layer and the second conductive layer, wherein each of the first conductive layer and the second conductive layer extends beyond both side edges of the oxide semiconductor layer in a channel width direction of the transistor, wherein the oxide semiconductor layer is surrounded by the first insulating layer and the second insulating layer, wherein a channel width of the transistor is larger than a channel length of the transistor, and wherein the oxide semiconductor layer is dehydrated or dehydrogenated and then oxygen is supplied to the oxide semiconductor layer. 8. The semiconductor device according to claim 7 , wherein the semiconductor device is a display device. 9. The semiconductor device according to claim 7 , wherein the transistor is included in a driver circuit. 10. The semiconductor device according to claim 7 , wherein a carrier concentration of a channel formation region of the transistor is lower than 1×10 11 /cm 3 . 11. The semiconductor device according to claim 7 , wherein the transistor comprises: a source electrode over and electrically connected with the oxide semiconductor layer; and a drain electrode over and electrically connected with the oxide semiconductor layer. 12. The semiconductor device according to claim 7 , wherein the second conductive layer is in contact with and electrically connected to the first conductive layer. 13. A semiconductor device comprising a transistor, the transistor comprising: a first conductive layer; a first insulating layer; an oxide semiconductor layer over the first insulating layer; and a second insulating layer over the oxide semiconductor layer, wherein the oxide semiconductor layer overlaps with the first conductive layer, wherein the first conductive layer extends beyond both side edges of the oxide semiconductor layer in a channel width direction of the transistor, wherein the oxide semiconductor layer is surrounded by the first insulating layer and the second insulating layer, and wherein a channel width of the transistor is larger than a channel length of the transistor. 14. The semiconductor device according to claim 13 , wherein the first conductive layer comprises a first region overlapping with the oxide semiconductor layer and a second region not overlapping with the oxide semiconductor layer, and wherein a length of the second region in a direction perpendicular to an extending direction of the first conductive layer is longer than a length of the first region in a direction perpendicular to the extending direction of the first conductive layer. 15. The semiconductor device according to claim 14 , wherein the semiconductor device is a display device. 16. The semiconductor device according to claim 14 , wherein the transistor is included in a driver circuit. 17. The semiconductor device according to claim 14 , wherein a carrier concentration of a channel formation region of the transistor is lower than 1×10 11 /cm 3 . 18. The semiconductor device according to claim 14 , wherein the transistor comprises: a source electrode over and electrically connected with the oxide semiconductor layer; and a drain electrode over and electrically connected with the oxide semiconductor layer. 19. The semiconductor device according to claim 14 , further comprising a second conductive layer in contact with and electrically connected to the first conductive layer. 20. The semiconductor device according to claim 14 , wherein the first conductive layer is located under the oxide semiconductor layer. 21. A semiconductor device comprising a transistor, the transistor comprising: a first conductive layer; a first insulating layer; an oxide semiconductor layer over the first insulating layer; and a second insulating layer over the oxide semiconductor layer, wherein the oxide semiconductor layer overlaps with the first conductive layer, wherein the first conductive layer extends beyond both side edges of the oxide semiconductor layer in a channel width direction of the transistor, wherein the first conductive layer comprises a first region, a second region adjacent to the first region, and a third region adjacent to the second region, the second region being interposed between the first region and the third region, wherein the first region does not overlap with the oxide semiconductor layer, the second region overlaps with the oxide semiconductor layer, and the third region does not overlap with the oxide semiconductor layer, and wherein a length of the second region in a direction perpendicular to an extending direction of the first conductive layer is shorter than a length of the first region in a direction perpendicular to the extending direction of the first conductive layer and shorter than a length of the third region in a direction perpendicular to the extending direction of the first conductive layer. 22. The semiconductor device according to claim 21 , wherein the semiconductor device is a display device. 23. The semiconductor device according to claim 21 , wherein the transistor is included in a driver circuit. 24. The semiconductor device according to claim 21 , wherein a carrier concentration of a channel formation region of the transistor is lower than 1×10 11

Assignees

Inventors

Classifications

  • being oxide semiconductor materials (Group IIB-VIA semiconductor materials H10P14/3424) · CPC title

  • Oxides · CPC title

  • using physical deposition, e.g. vacuum deposition or sputtering · CPC title

  • Electricity · mapped topic

  • Electricity · mapped topic

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9728555B2 cover?
A more convenient and highly reliable semiconductor device which has a transistor including an oxide semiconductor with higher impact resistance used for a variety of applications is provided. A semiconductor device has a bottom-gate transistor including a gate electrode layer, a gate insulating layer, and an oxide semiconductor layer over a substrate, an insulating layer over the transistor, a…
Who is the assignee on this patent?
Semiconductor Energy Lab
What technology area does this patent fall under?
Primary CPC classification H01L27/1225. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Aug 08 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 2 related publications on this page (citations in our corpus or others sharing the same primary CPC).