Method for manufacturing semiconductor device

US9728441B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9728441-B2
Application numberUS-201514844845-A
CountryUS
Kind codeB2
Filing dateSep 3, 2015
Priority dateApr 4, 2013
Publication dateAug 8, 2017
Grant dateAug 8, 2017

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A method for manufacturing a semiconductor device includes: bonding at least a part of the rear surface of a semiconductor wafer, and a supporting substrate in use of using a silane coupling agent; forming a functional structure on a front surface of the semiconductor wafer; placing a condensation point of laser light transmitted through the semiconductor wafer on a bonding interface between the semiconductor wafer and the supporting substrate, and irradiating the bonding interface with the laser light, thereby forming a fracture layer on at least a part of an outer circumferential section of the bonding interface; separating the bonding interface; and carrying out rear surface processing on the rear surface of the semiconductor wafer.

First claim

Opening claim text (preview).

What is claimed is: 1. A method for manufacturing a semiconductor device, comprising: bonding a part of a rear surface of a semiconductor wafer and a supporting substrate to each other using a silane coupling agent, thereby forming a bonding interface between the semiconductor wafer and the supporting substrate; forming a functional structure on a front surface of the semiconductor wafer; forming a fracture layer on a part of an outer circumferential section of the bonding interface by irradiating the bonding interface with a laser light having a condensation point positioned on the bonding interface; separating the fracture layer; separating the semiconductor wafer and the supporting substrate from each other along the bonding interface; and carrying out rear surface processing on the rear surface of the semiconductor wafer. 2. The method for manufacturing a semiconductor device according to claim 1 , further comprising: bonding a ring-shaped supporting substrate to an outer circumference region of the front surface of the semiconductor wafer, where the functional structure is not formed, before the carrying out rear surface processing. 3. The method for manufacturing a semiconductor device according to claim 2 , wherein the bonding of the ring-shaped supporting substrate is performed using a silane coupling agent. 4. The method for manufacturing a semiconductor device according to claim 3 , wherein voids are present in the bonding interface between the semiconductor wafer and the supporting substrate. 5. The method for manufacturing a semiconductor device according to claim 4 , wherein the irradiating the bonding interface is performed by irradiating with the laser light in a direction perpendicular to the bonding interface. 6. The method for manufacturing a semiconductor device according to claim 4 , wherein the irradiating the bonding interface is performing by irradiating with the laser light from a position lateral to a side surface of the semiconductor wafer to which the supporting substrate has been bonded. 7. The method for manufacturing a semiconductor device according to claim 6 , wherein the semiconductor wafer is a wafer selected from a Si wafer, a SiC wafer and a GaN wafer. 8. The method for manufacturing a semiconductor device according to claim 7 , wherein the supporting substrate is any substrate selected from a high-thermal-resistance glass, a Si wafer, a Si wafer having a SiO 2 layer on a surface thereof, and a SiC wafer. 9. The method for manufacturing a semiconductor device according to claim 8 , wherein the silane coupling agent is at least one silane selected from a vinyl silane, epoxy silane, styryl silane, methacrylic silane, acryl silane, amino silane, ureide silane, mercapto silane, sulfide silane, and isocyanate silane. 10. The method for manufacturing a semiconductor device according to claim 9 , wherein a thickness of the semiconductor wafer before the carrying out rear surface processing is less than 300 μm when a wafer diameter is 6 inches, and is less than 400 μm when a wafer diameter is 8 inches. 11. The method for manufacturing a semiconductor device according to claim 1 , wherein voids are present in the bonding interface between the semiconductor wafer and the supporting substrate. 12. The method for manufacturing a semiconductor device according to claim 1 , wherein the irradiating the bonding interface is performing by irradiating with the laser light from a position lateral to a side surface of the semiconductor wafer to which the supporting substrate has been bonded. 13. The method for manufacturing a semiconductor device according to claim 1 , wherein the irradiating the bonding interface is performed by irradiating with the laser light in a direction perpendicular to the bonding interface. 14. The method for manufacturing a semiconductor device according to claim 1 , wherein the semiconductor wafer is a wafer selected from a Si wafer, a SiC wafer and a GaN wafer. 15. The method for manufacturing a semiconductor device according to claim 1 , wherein the supporting substrate is any substrate selected from a high-thermal-resistance glass, a Si wafer, a Si wafer having a SiO 2 layer on a surface thereof, and a SiC wafer. 16. The method for manufacturing a semiconductor device according to claim 1 , wherein the silane coupling agent is at least one silane selected from a vinyl silane, epoxy silane, styryl silane, methacrylic silane, acryl silane, amino silane, ureide silane, mercapto silane, sulfide silane, and isocyanate silane. 17. The method for manufacturing a semiconductor device according to claim 1 , wherein a thickness of the semiconductor wafer before the carrying out rear surface processing is less than 300 μm when a wafer diameter is 6 inches, and is less than 400 μm when a wafer diameter is 8 inches. 18. The method for manufacturing a semiconductor device according to claim 1 , wherein in the forming the fracture layer, the fracture layer formed is weaker in mechanical strength than the semiconductor wafer. 19. The method for manufacturing a semiconductor device according to claim 18 , wherein the separating the fracture layer the interface is performed by pulling a portion of the semiconductor wafer on the fracture layer and a portion of the supporting substrate on the fracture layer away from each other to cause the fracture layer to fracture.

Assignees

Inventors

Classifications

  • Semiconductor-on-insulator [SOI] isolation regions, e.g. buried oxide regions of SOI wafers · CPC title

  • with separation/delamination along a porous layer · CPC title

  • with separation or delamination along an ion implanted layer, e.g. Smart-cut · CPC title

  • using bonding · CPC title

  • the auxiliary support including means facilitating the separation of a device or wafer from the auxiliary support · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9728441B2 cover?
A method for manufacturing a semiconductor device includes: bonding at least a part of the rear surface of a semiconductor wafer, and a supporting substrate in use of using a silane coupling agent; forming a functional structure on a front surface of the semiconductor wafer; placing a condensation point of laser light transmitted through the semiconductor wafer on a bonding interface between th…
Who is the assignee on this patent?
Fuji Electric Co Ltd
What technology area does this patent fall under?
Primary CPC classification H10P72/74. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Aug 08 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).