Circuit configuration for radar applications

US9726753B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9726753-B2
Application numberUS-201214117147-A
CountryUS
Kind codeB2
Filing dateMar 13, 2012
Priority dateMay 10, 2011
Publication dateAug 8, 2017
Grant dateAug 8, 2017

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A circuit configuration for radar applications having a printed board and semiconductor modules mounted on it, each of the semiconductor modules including an integrated circuit, a rewiring layer for connecting the integrated circuit to the printed board and at least one antenna element integrated into the semiconductor module and connected to the integrated circuit for transmitting and/or receiving radar signals, the integrated circuit including at least one HF oscillator and a frequency splitter connected to the HF oscillator, the circuit configuration including phase-locked loops for controlling the HF oscillators, each of the phase-locked loops having the frequency splitter and a phase detector for comparing a split-frequency signal of the HF oscillator with a reference signal, and the reference signals may be fed to the phase-locked loops via the printed board.

First claim

Opening claim text (preview).

What is claimed: 1. A circuit configuration for a radar application, comprising: a printed board; semiconductor modules mounted on the printed board, each of the semiconductor modules including an integrated circuit, a rewiring layer for connecting the integrated circuit to the printed board and at least one antenna element integrated into the semiconductor module and connected to the integrated circuit for at least one of transmitting and receiving radar signals, and wherein integrated circuits of the semiconductor modules each include at least one HF oscillator and a frequency splitter connected to the HF oscillator; and phase-locked loops for controlling the at least one HF oscillator, each of the phase-locked loops having the frequency splitter and a phase detector for comparing a split-frequency signal of the HF oscillator with a reference signal, wherein the reference signals are feedable to the phase-locked loops via the printed board, and wherein the phase detector is external to the semiconductor module, wherein at least one integrated circuit of the semiconductor modules consists of exactly one HF oscillator and exactly one frequency splitter. 2. The circuit configuration of claim 1 , wherein the semiconductor modules each have a wafer unit and an interface layer, the wafer unit having a semiconductor chip, which forms the integrated circuit, and a housing layer, in which the semiconductor chip is embedded, and the interface layer having the rewiring layer which connects the integrated circuit to terminals of the interface layer connected to the printed board. 3. The circuit configuration of claim 2 , wherein the at least one antenna element is situated in the interface layer. 4. The circuit configuration of claim 1 , further comprising: an oscillator situated on the printed board for generating a reference signal. 5. The circuit configuration of claim 4 , wherein the reference signal is a common reference signal for the phase-locked loops. 6. The circuit configuration of claim 1 , wherein multiple semiconductor modules are situated in a regular pattern in one row on the printed board. 7. The circuit configuration of claim 1 , wherein a beam forming device is situated in front of the semiconductor modules on a side of the semiconductor modules facing away from the printed board. 8. The circuit configuration of claim 1 , wherein the semiconductor modules are situated at regular intervals in rows and columns on the printed board. 9. A radar sensor, comprising: a circuit configuration for a radar application, including: a printed board; semiconductor modules mounted on the printed board, each of the semiconductor modules including an integrated circuit, a rewiring layer for connecting the integrated circuit to the printed board and at least one antenna element integrated into the semiconductor module and connected to the integrated circuit for at least one of transmitting and receiving radar signals, and wherein integrated circuits of the semiconductor modules each include at least one HF oscillator and a frequency splitter connected to the HF oscillator; and phase-locked loops for controlling the at least one HF oscillator, each of the phase-locked loops having the frequency splitter and a phase detector for comparing a split-frequency signal of the HF oscillator with a reference signal, wherein the reference signals are feedable to the phase-locked loops via the printed board, and wherein the phase detector is external to the semiconductor module, wherein at least one integrated circuit of the semiconductor modules consists of exactly one HF oscillator and exactly one frequency splitter. 10. A motor vehicle radar system, comprising: a circuit configuration for a radar application, including: a printed board; semiconductor modules mounted on the printed board, each of the semiconductor modules including an integrated circuit, a rewiring layer for connecting the integrated circuit to the printed board and at least one antenna element integrated into the semiconductor module and connected to the integrated circuit for at least one of transmitting and receiving radar signals, and wherein integrated circuits of the semiconductor modules each include at least one HF oscillator and a frequency splitter connected to the HF oscillator; and phase-locked loops for controlling the at least one HF oscillator, each of the phase-locked loops having the frequency splitter and a phase detector for comparing a split-frequency signal of the HF oscillator with a reference signal, wherein the reference signals are feedable to the phase-locked loops via the printed board, and wherein the phase detector is external to the semiconductor module wherein at least one integrated circuit of the semiconductor modules consists of exactly one HF oscillator and exactly one frequency splitter. 11. The circuit configuration of claim 1 , wherein at least one other integrated circuit of the semiconductor modules consists of exactly one other HF oscillator, exactly one other frequency splitter, and a mixer.

Assignees

Inventors

Classifications

  • the encapsulations exposing the passive side of the semiconductor body · CPC title

  • Encapsulations, e.g. protective coatings · CPC title

  • Dispositions, e.g. layouts · CPC title

  • for antennas · CPC title

  • extending onto an encapsulation that laterally surrounds the chip or wafer, e.g. fan-out wafer level package [FOWLP] RDLs · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9726753B2 cover?
A circuit configuration for radar applications having a printed board and semiconductor modules mounted on it, each of the semiconductor modules including an integrated circuit, a rewiring layer for connecting the integrated circuit to the printed board and at least one antenna element integrated into the semiconductor module and connected to the integrated circuit for transmitting and/or recei…
Who is the assignee on this patent?
Binzer Thomas, Brueggmann Oliver, Waldschmidt Christian, and 2 more
What technology area does this patent fall under?
Primary CPC classification G01S7/032. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Aug 08 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).