Power amplifier
US-2015054583-A1 · Feb 26, 2015 · US
US9722547B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9722547-B2 |
| Application number | US-201514867258-A |
| Country | US |
| Kind code | B2 |
| Filing date | Sep 28, 2015 |
| Priority date | Dec 30, 2014 |
| Publication date | Aug 1, 2017 |
| Grant date | Aug 1, 2017 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
Compression control through amplitude adjustment of a radio frequency input signal. A power amplifier module can include a power amplifier. The power amplifier can include a cascode transistor pair. The cascode transistor pair can include a first transistor and a second transistor. The power amplifier module can include a power amplifier bias controller. The power amplifier bias controller can include a current comparator, a saturation controller, and a radio frequency (RF) attenuator. The current comparator can be configured to compare a first base current of the first transistor and a second base current of the second transistor to obtain a comparison value. The saturation controller can be configured to supply a reference signal to the RF attenuator based on the comparison value. The RF attenuator can be configured to modify the amplitude of an RF input signal supplied to the power amplifier based at least in part on the reference signal.
Opening claim text (preview).
What is claimed is: 1. A power amplifier module comprising: a power amplifier including a cascode transistor pair, the cascode transistor pair including a first transistor and a second transistor; and a power amplifier bias controller including a current comparator, a saturation controller, and a radio frequency (RF) attenuator, the current comparator being configured to compare a first base current of the first transistor and a second base current of the second transistor to obtain a comparison value, the saturation controller being configured to supply a reference signal to the RF attenuator based on the comparison value, the RF attenuator being configured to modify the amplitude of an RF input signal supplied to the power amplifier based at least in part on the reference signal. 2. The power amplifier of claim 1 wherein the RF attenuator is a digital attenuator configured to modify the amplitude of the RF input signal based at least in part on an attenuation value. 3. The power amplifier of claim 2 wherein the attenuation value is a discrete attenuation value selected from a plurality of discrete attenuation values, selection of the discrete attenuation value being based at least in part on the reference signal. 4. The power amplifier of claim 1 wherein the RF attenuator is an analog attenuator configured to modify the amplitude of the RF input signal based at least in part on an attenuation value. 5. The power amplifier of claim 4 wherein the attenuation value is based on an analog voltage that is continuously modified until the reference signal indicates that the power amplifier is not operating in a saturated state. 6. The power amplifier of claim 5 wherein the analog attenuator determines whether to modify the analog voltage by increasing the analog voltage or decreasing the analog voltage based at least in part on a polarity of the analog attenuator. 7. The power amplifier module of claim 1 wherein the first transistor is a common base transistor and the second transistor is a common emitter transistor. 8. The power amplifier module of claim 1 further comprising a boost converter configured to regulate a supply voltage provided to the power amplifier. 9. The power amplifier module of claim 1 wherein the saturation controller further includes a digital-to-analog converter and a ramp generator, the ramp generator being configured to supply a count value to the digital-to-analog converter, the digital-to-analog converter being configured to generate the reference signal based at least in part on the count value. 10. The power amplifier module of claim 9 wherein the reference signal is an 8-bit word that specifies an attenuation value for the RF attenuator, the RF attenuator modifying the amplitude of the RF input signal based at least in part on the attenuation value. 11. The power amplifier module of claim 9 wherein the saturation controller includes a pull-down resistor in electrical communication with the power amplifier bias controller, a voltage input/output pin and a ramp clock generator, the ramp clock generator being configured to detect whether the first transistor is operating in a saturation region based on a voltage across the pull-down resistor, the voltage being based at least in part on the comparison value and the ramp clock generator being configured to, in response to detecting that the first transistor is operating in the saturation region, cause the ramp generator to modify the count value. 12. A transceiver comprising: a receiver; and a transmitter including a power amplifier module, the power amplifier module including a power amplifier and a power amplifier bias controller, the power amplifier including a cascode transistor pair, the cascode transistor pair including a first transistor and a second transistor, the power amplifier bias controller including a current comparator, a saturation controller, and a radio frequency (RF) attenuator, the current comparator being configured to compare a base current of the first transistor and a base current of the second transistor to obtain a comparison value, the saturation controller being configured to supply a reference signal to the RF attenuator based on the comparison value, the RF attenuator being configured to modify the amplitude of an RF input signal supplied to the power amplifier based at least in part on the reference signal. 13. The transceiver of claim 12 wherein the RF attenuator is a digital attenuator configured to modify the amplitude of the RF input signal based at least in part on an attenuation value. 14. The transceiver of claim 13 wherein the attenuation value is a discrete attenuation value selected from a plurality of discrete attenuation values, selection of the discrete attenuation value being based at least in part on the reference signal. 15. The transceiver of claim 12 wherein the RF attenuator is an analog attenuator configured to modify the amplitude of the RF input signal based at least in part on an attenuation value. 16. The transceiver of claim 15 wherein the attenuation value is based at least in part on an analog voltage that is continuously modified until the reference signal indicates that the power amplifier is not operating in a saturated state. 17. The transceiver of claim 16 wherein the analog attenuator determines whether to modify the analog voltage by increasing the analog voltage or decreasing the analog voltage based at least in part on a polarity of the analog attenuator. 18. A wireless device comprising: an antenna configured to at least transmit a signal from a transmitter, the signal being based at least in part on a radio frequency (RF) input signal supplied to a power amplifier of the transmitter; and the transmitter including a power amplifier module, the power amplifier module including the power amplifier and a power amplifier bias controller, the power amplifier including a cascode transistor pair, the cascode transistor pair including a first transistor and a second transistor, the power amplifier bias controller including a current comparator, a saturation controller, and a radio frequency (RF) attenuator, the current comparator being configured to compare a base current of the first transistor and a base current of the second transistor to obtain a comparison value, the saturation controller being configured to supply a reference signal to the RF attenuator based on the comparison value, the RF attenuator being configured to modify the amplitude of the RF input signal based at least in part on the reference signal. 19. The wireless device of claim 18 wherein the RF attenuator is a digital attenuator configured to modify the amplitude of the RF input signal based at least in part on a discrete attenuation value selected from a plurality of discrete attenuation values, selection of the discrete attenuation value being based at least in part on the reference signal. 20. The wireless device of claim 18 wherein the RF attenuator is an analog attenuator configured to modify the amplitude of the RF input signal based at least in part on an attenuation value, the attenuation value being based at least in part on an analog voltage that is continuously modified until the reference signal indicates that the power amplifier is not operating in a saturated state.
Arrangements for impedance matching · CPC title
A comparator being used in a controlling circuit of an amplifier · CPC title
the current being sensed · CPC title
of transmitter output stages · CPC title
Tuned amplifiers (H03F3/193, H03F3/195 take precedence) · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.