Thin film transistor array panel and manufacturing method thereof

US9722089B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9722089-B2
Application numberUS-201414482413-A
CountryUS
Kind codeB2
Filing dateSep 10, 2014
Priority dateFeb 10, 2014
Publication dateAug 1, 2017
Grant dateAug 1, 2017

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A thin film transistor array panel includes a substrate and a gate line disposed on the substrate. The gate line includes a gate electrode. A gate insulating layer is disposed on the gate line. An oxide semiconductor layer is disposed on the gate insulating layer. The oxide semiconductor layer at least partially overlaps the gate electrode. A data line is disposed on the oxide semiconductor layer. The data line includes a source electrode and a drain electrode facing the source electrode. The oxide semiconductor layer includes tungsten, indium, zinc, or tin.

First claim

Opening claim text (preview).

What is claimed is: 1. A thin film transistor array panel, comprising: a substrate; a gate line disposed on the substrate, wherein the gate line comprises a gate electrode; a gate insulating layer disposed on the gate line; an oxide semiconductor layer disposed on the gate insulating layer, wherein the oxide semiconductor layer at least partially overlaps the gate electrode; and a data line disposed on the oxide semiconductor layer, wherein the data line includes a source electrode and a drain electrode facing the source electrode, wherein the oxide semiconductor layer comprises tungsten, wherein the oxide semiconductor layer further comprises indium, zinc, and/or tin, and wherein the tungsten content of the oxide semiconductor layer is about 0.1 at % to about 1.5 at %. 2. The panel of claim 1 , wherein the oxide semiconductor layer comprises zinc, and wherein the oxide semiconductor layer has a zinc content of about 20 at % to about 45 at %. 3. The panel of claim 2 , wherein the oxide semiconductor layer comprises indium, and wherein the oxide semiconductor layer has an indium content of about 5 at % to about 20 at %. 4. The panel of claim 3 , wherein the oxide semiconductor layer comprises tin, and wherein the oxide semiconductor layer has a tin content of about 3 at % to about 10 at %. 5. A thin film transistor array panel, comprising: a substrate; a gate electrode disposed on the substrate; a gate insulating layer disposed on the substrate and the gate electrode; an oxide semiconductor layer disposed on the gate insulating layer, wherein the oxide semiconductor layer comprises tungsten, and wherein the tungsten content of the oxide semiconductor layer is less than about 1 at %; and a source electrode and a drain electrode disposed on the gate insulating layer, wherein the source electrode and the drain electrode face each other and are spaced apart from each other to form a channel region therebetween. 6. The thin film transistor array panel of claim 5 , further comprising a passivation layer disposed on the source electrode, the oxide semiconductor layer and the drain electrode. 7. The thin film transistor array panel of claim 5 , further comprising an etching prevention layer disposed on the oxide semiconductor layer in the channel region between the source and drain electrodes. 8. The thin film transistor array panel of claim 5 , wherein the oxide semiconductor layer comprises a tungsten content of 0.1 at % to about 1.0 at %. 9. The thin film transistor array panel of claim 5 , wherein the oxide semiconductor layer further comprise indium, zinc, or tin. 10. The thin film transistor array panel of claim 5 , wherein the oxide semiconductor layer comprises zinc, and wherein the oxide semiconductor layer has a zinc content of about 20 at % to about 45 at %.

Assignees

Inventors

Classifications

  • Transition metal elements; Rare earth elements · CPC title

  • being oxide semiconductor materials (Group IIB-VIA semiconductor materials H10P14/3424) · CPC title

  • Oxides · CPC title

  • being insulating materials · CPC title

  • being non-crystalline insulating materials, e.g. glass or polymers · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9722089B2 cover?
A thin film transistor array panel includes a substrate and a gate line disposed on the substrate. The gate line includes a gate electrode. A gate insulating layer is disposed on the gate line. An oxide semiconductor layer is disposed on the gate insulating layer. The oxide semiconductor layer at least partially overlaps the gate electrode. A data line is disposed on the oxide semiconductor lay…
Who is the assignee on this patent?
Samsung Display Co Ltd
What technology area does this patent fall under?
Primary CPC classification H01L29/7869. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Aug 01 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 2 related publications on this page (citations in our corpus or others sharing the same primary CPC).