Embedded polysilicon resistors with crystallization barriers

US9716136B1 · US · B1

Patent metadata
FieldValue
Publication numberUS-9716136-B1
Application numberUS-201615071641-A
CountryUS
Kind codeB1
Filing dateMar 16, 2016
Priority dateMar 16, 2016
Publication dateJul 25, 2017
Grant dateJul 25, 2017

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A method of forming an embedded polysilicon resistor body contact. According to the method, a transistor is formed in and above a crystalline active region that is positioned in a semiconductor layer of a multilayer semiconductor device. A resistor region is defined in single crystal semiconductor material of the semiconductor layer formed on a buried insulating layer. The resistor region is adjacent the transistor. An amorphized semiconductor material is formed in the resistor region. A barrier is formed in the amorphized semiconductor material. The barrier is between the transistor and an electrical body contact for the transistor. The amorphized semiconductor material is annealed, forming a polysilicon semiconductor. The barrier prevents the amorphized region from recrystallizing back to single crystal silicon.

First claim

Opening claim text (preview).

What is claimed is: 1. A method comprising: forming a transistor in and above a crystalline active region that is positioned in a semiconductor layer of a multilayer semiconductor device; defining a resistor region in single crystal semiconductor material of the semiconductor layer formed on a buried insulating layer, the resistor region being adjacent the transistor; forming an amorphized semiconductor material in the resistor region by implanting a first ion into the resistor region; forming a barrier in the amorphized semiconductor material by implanting a second ion into at least a portion of the amorphized semiconductor material, the barrier being between the transistor and an electrical body contact for the transistor and physically separating the amorphized semiconductor material in the resistor region of the semiconductor layer from the single crystal semiconductor material of the semiconductor layer; and annealing the amorphized semiconductor material, the barrier preventing the amorphized semiconductor material in the resistor region from recrystallizing back to single crystal silicon. 2. The method according to claim 1 , the first ion implant comprising one of: nitrogen (N2), argon (Ar), germanium (Ge), and xenon (Xe). 3. The method according to claim 1 , the second ion implant comprising one of carbon (C), oxygen (O), fluorine (F), nitrogen (N), argon (Ar), and xenon (Xe). 4. The method according to claim 1 , the barrier further comprising a tunneling barrier formed in a trench. 5. The method according to claim 1 , the annealing recrystallizing the amorphized semiconductor material into a polycrystalline structure. 6. A method, comprising: forming a resistor region and a crystalline active region in a semiconductor layer that is formed on a buried insulating layer; forming a transistor element in and above the crystalline active region; forming an amorphized semiconductor material in the resistor region; forming a barrier in the amorphized semiconductor material by implanting an ion into at least a portion of the amorphized semiconductor material, the barrier being between the transistor element and an electrical body contact for the transistor element and physically separating the amorphized semiconductor material in the resistor region of the semiconductor layer from the crystalline active region of the semiconductor layer; and annealing the amorphized semiconductor material, the annealing recrystallizing the amorphized semiconductor material into a polycrystalline structure. 7. The method according to claim 6 , the resistor region comprising single crystal semiconductor material. 8. The method according to claim 7 , the forming the barrier further comprising: thermal nitridation of the single crystal semiconductor material. 9. The method according to claim 6 , the barrier preventing the amorphized semiconductor material from recrystallizing back to single crystal semiconductor material. 10. The method according to claim 6 , the forming the amorphized semiconductor material further comprising implanting an ion of one of nitrogen (N2), argon (Ar), germanium (Ge), and xenon (Xe) into the resistor region. 11. The method according to claim 6 , the barrier being formed using ion implant comprising one of carbon (C), oxygen (O), fluorine (F), nitrogen (N), argon (Ar), and xenon (Xe). 12. The method according to claim 6 , the barrier further comprising a tunneling barrier formed in a trench.

Assignees

Inventors

Classifications

  • H01L28/20Primary

    Electricity · mapped topic

  • H10D1/47Primary

    Resistors having no potential barriers · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9716136B1 cover?
A method of forming an embedded polysilicon resistor body contact. According to the method, a transistor is formed in and above a crystalline active region that is positioned in a semiconductor layer of a multilayer semiconductor device. A resistor region is defined in single crystal semiconductor material of the semiconductor layer formed on a buried insulating layer. The resistor region is ad…
Who is the assignee on this patent?
Globalfoundries Inc
What technology area does this patent fall under?
Primary CPC classification H01L28/20. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Jul 25 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B1). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 2 related publications on this page (citations in our corpus or others sharing the same primary CPC).