Common voltage adjustment circuit for display panel and display apparatus

US9715856B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9715856-B2
Application numberUS-201414408080-A
CountryUS
Kind codeB2
Filing dateMay 20, 2014
Priority dateDec 24, 2013
Publication dateJul 25, 2017
Grant dateJul 25, 2017

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Provided are a common voltage adjustment circuit for a display panel and a display apparatus. The adjustment circuit comprises: a filter unit ( 101 ) configured to filter a PWM signal provided externally and provide a DC voltage signal obtained through the filtering to a first voltage clamp unit; a first voltage clamp unit ( 102 ) configured to adjust the DC voltage signal to obtain a first adjusted signal and provide the first adjusted signal to a feedback amplification unit; a feedback amplification unit ( 103 ) configured to amplify the first adjusted signal to obtain a first amplified signal and provide the first amplified signal to a second voltage clamp unit; and a second voltage clamp unit ( 104 ) configured to adjust the first amplified signal to output a second adjusted signal and provide the voltage value of the second adjusted signal to the display panel. The adjustment circuit can rapidly and precisely adjust the common voltage of the display panel to reduce the flicker phenomenon during the displaying of the display panel.

First claim

Opening claim text (preview).

What is claimed is: 1. A common voltage adjustment circuit for a display panel, comprising: a filter unit configured to filter a pulse width modulation (PWM) signal provided externally and provide a DC voltage signal obtained through the filtering to a first voltage clamp unit; a first voltage clamp unit configured to adjust the DC voltage signal to obtain a first adjusted signal and provide the first adjusted signal to a feedback amplification unit; a feedback amplification unit configured to amplify the first adjusted signal to obtain a first amplified signal and provide the first amplified signal to a second voltage clamp unit; and a second voltage clamp unit configured to adjust the first amplified signal to output a second adjusted signal and provide a voltage value of the second adjusted signal to the display panel. 2. The adjustment circuit according to claim 1 , wherein the filter unit comprises a first resistor, a second resistor, a first capacitor and a second capacitor; a first terminal of the first resistor is connected to a first terminal of the first capacitor as an input terminal of the filter unit, a second terminal of the first resistor is connected to a first terminal of the second resistor and a first terminal of the second capacitor respectively, a second terminal of the second resistor is taken as an output terminal of the filter unit, and both a second terminal of the first capacitor and a second terminal of the second capacitor are connected to a reference ground; and the output terminal of the filter unit provides the DC voltage signal to the first voltage clamp unit. 3. The adjustment circuit according to claim 2 , wherein the first voltage clamp unit comprises a third resistor and a fourth resistor; a first terminal of the third resistor is connected to a DC power supply, a second terminal of the third resistor and a first terminal of the fourth resistor is connected to a first pull-down node, a second terminal of the fourth resistor is connected to a reference ground; and the first voltage clamp unit provides the first adjusted signal to the feedback amplification unit through the first pull-down node. 4. The adjustment circuit according to claim 3 , wherein the feedback amplification unit comprises an amplifier, a fifth resistor, a sixth resistor and a seventh resistor; the amplifier comprises a positive input terminal, a negative input terminal and an output terminal; a first terminal of the fifth resistor is connected to the positive terminal of the amplifier; both a first terminal of the sixth resistor and a first terminal of the seventh resistor are connected to the negative terminal of the amplifier; a second terminal of the fifth resistor, a second terminal of the sixth resistor and the output terminal of the amplifier are connected as an output terminal of the feedback amplification unit; a second terminal of the seventh resistor is connected to a reference ground; and the output terminal of the feedback amplification unit provides the first amplified signal to the second voltage clamp unit. 5. The adjustment circuit according to claim 4 , wherein the amplifier further comprises a reference ground input terminal and a power supply input terminal. 6. The adjustment circuit according to claim 2 , wherein the feedback amplification unit comprises an amplifier, a fifth resistor, a sixth resistor and a seventh resistor; the amplifier comprises a positive input terminal, a negative input terminal and an output terminal; a first terminal of the fifth resistor is connected to the positive terminal of the amplifier; both a first terminal of the sixth resistor and a first terminal of the seventh resistor are connected to the negative terminal of the amplifier; a second terminal of the fifth resistor, a second terminal of the sixth resistor and the output terminal of the amplifier are connected as an output terminal of the feedback amplification unit; a second terminal of the seventh resistor is connected to a reference ground; and the output terminal of the feedback amplification unit provides the first amplified signal to the second voltage clamp unit. 7. The adjustment circuit according to claim 6 , wherein the amplifier further comprises a reference ground input terminal and a power supply input terminal. 8. The adjustment circuit according to claim 2 , wherein the second voltage clamp unit comprises an eighth resistor and ninth resistor; a first terminal of the eighth resistor is connected to a DC power supply; both a second terminal of the eighth resistor and a first terminal of the ninth resistor are connected to a second pull-down node; a second terminal of the ninth resistor is connected to a reference ground; and the second voltage clamp unit provides the voltage value of the second adjusted signal to the display panel through the second pull-down node. 9. The adjustment circuit according to claim 2 , further comprises: a signal receiving unit whose output terminal is connected to an input terminal of the filter unit; wherein the signal receiving unit is configured to receive a control signal based on which the PWM signal is generated and provide the PWM signal to the filter unit; and the control signal carries instruction information and adjustment parameters for adjusting the common voltage of the display panel. 10. The adjustment circuit according to claim 1 , wherein the first voltage clamp unit comprises a third resistor and a fourth resistor; a first terminal of the third resistor is connected to a DC power supply, a second terminal of the third resistor and a first terminal of the fourth resistor is connected to a first pull-down node, a second terminal of the fourth resistor is connected to a reference ground; and the first voltage clamp unit provides the first adjusted signal to the feedback amplification unit through the first pull-down node. 11. The adjustment circuit according to claim 10 , wherein the feedback amplification unit comprises an amplifier, a fifth resistor, a sixth resistor and a seventh resistor; the amplifier comprises a positive input terminal, a negative input terminal and an output terminal; a first terminal of the fifth resistor is connected to the positive terminal of the amplifier; both a first terminal of the sixth resistor and a first terminal of the seventh resistor are connected to the negative terminal of the amplifier; a second terminal of the fifth resistor, a second terminal of the sixth resistor and the output terminal of the amplifier are connected as an output terminal of the feedback amplification unit; a second terminal of the seventh resistor is connected to a reference ground; and the output terminal of the feedback amplification unit provides the first amplified signal to the second voltage clamp unit. 12. The adjustment circuit according to claim 11 , wherein the amplifier further comprises a reference ground input terminal and a power supply input terminal. 13. The adjustment circuit according to claim 10 , wherein the second voltage clamp unit comprises an eighth resistor and ninth resistor; a first terminal of the eighth resistor is connected to the DC power supply; both a second terminal of the eighth resistor and a first terminal of the ninth resistor are connected to a second pull-down node; a second terminal of the ninth resistor is connected to a reference ground; and the second voltage clamp unit provides the voltage value of the second adjusted signal to the display panel through the second pull-down node. 14. The adjustment circuit according to claim 10 , further comprises: a signal re

Assignees

Inventors

Classifications

  • Details of output amplifiers or buffers arranged for use in a driving circuit · CPC title

  • Flicker reduction other than flicker reduction circuits used for single beam cathode-ray tubes · CPC title

  • Compensation of DC component across the pixels in flat panels · CPC title

  • G09G3/3655Primary

    Details of drivers for counter electrodes, e.g. common electrodes for pixel capacitors or supplementary storage capacitors · CPC title

  • Generation of voltages supplied to electrode drivers · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9715856B2 cover?
Provided are a common voltage adjustment circuit for a display panel and a display apparatus. The adjustment circuit comprises: a filter unit ( 101 ) configured to filter a PWM signal provided externally and provide a DC voltage signal obtained through the filtering to a first voltage clamp unit; a first voltage clamp unit ( 102 ) configured to adjust the DC voltage signal to obtain a first adj…
Who is the assignee on this patent?
Boe Technology Group Co Ltd, Beijing Boe Vision-Electronic Tech Co Ltd
What technology area does this patent fall under?
Primary CPC classification G09G3/3655. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Jul 25 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).