Migrating interrupts from a source I/O adapter of a source computing system to a destination I/O adapter of a destination computing system

US9715469B1 · US · B1

Patent metadata
FieldValue
Publication numberUS-9715469-B1
Application numberUS-201615299570-A
CountryUS
Kind codeB1
Filing dateOct 21, 2016
Priority dateOct 21, 2016
Publication dateJul 25, 2017
Grant dateJul 25, 2017

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Migrating interrupts from a source I/O adapter of a source computing system to a destination I/O adapter of a destination computing system, includes: collecting, by a source hypervisor of the source computing system, interrupt mapping information, were the source hypervisor supports operation of a logical partition executing on the source computing system and the logical partition is configured to receive interrupts from the source I/O adapter; configuring, by the destination hypervisor of the destination computing system, the destination computing system with the interrupt mapping information collected by the source hypervisor; placing, by a destination hypervisor of the destination computing system, the destination I/O adapter in an error state; migrating the logical partition from the source computing system to the destination computing system; and restarting the logical partition on the destination computing system, including recovering, by the logical partition, from the error state.

First claim

Opening claim text (preview).

What is claimed is: 1. A method of migrating interrupts from a source input/output (‘I/O’) adapter of a source computing system to a destination I/O adapter of a destination computing system, the method comprising: collecting, by a source hypervisor of the source computing system, interrupt mapping information, wherein the source hypervisor supports operation of a logical partition executing on the source computing system and the logical partition is configured to receive interrupts from the source I/O adapter; configuring, by a destination hypervisor of the destination computing system, the destination computing system with the interrupt mapping information collected by the source hypervisor; placing, by the destination hypervisor of the destination computing system, the destination I/O adapter in an error state; migrating the logical partition from the source computing system to the destination computing system; and restarting the logical partition on the destination computing system, including recovering, by the logical partition, from the error state. 2. The method of claim 1 wherein the source I/O adapter comprises a PCI adapter and collecting interrupt mapping information further comprises: collecting a PCI configuration space address of the source I/O adapter; collecting physical interrupt source numbers that are mapped to the source I/O adapter; and collecting logical interrupt source numbers, assigned to the logical partition, that are mapped to the physical interrupt source numbers. 3. The method of claim 1 wherein: the source and destination I/O adapters comprise PCI adapters; the method further comprises collecting interrupt mapping information of the destination I/O adapter including the PCI configuration space address of the destination I/O adapter and a range of physical interrupt source numbers assigned to the destination I/O adapter; and configuring the destination computing system with the interrupt mapping information collected by the source hypervisor further comprises mapping logical interrupt source numbers assigned to the logical partition for interrupts with the source I/O device to physical interrupt source numbers assigned to the destination I/O adapter. 4. The method of claim 3 wherein recovering, by the logical partition, from the error state further comprises reconfiguring the PCI configuration space of the destination I/O adapter including a message signaled interrupt space. 5. The method of claim 1 further comprising: placing, by the source hypervisor, the source I/O adapter in an error state; and draining interrupts initiated by the source I/O adapter. 6. The method of claim 1 wherein a management console is coupled to the source and destination computing systems and the method further comprises administering, by the management console, migration of the logical partition. 7. The method of claim 6 further comprising: at a time after restarting the logical partition on the destination computing system, notifying, by the destination hypervisor, the management console that migration has completed. 8. The method of claim 6 further comprising: receiving, by the management console from a user, a request to migrate the logical partition from the source computing system to the destination computing system. 9. The method of claim 1 further comprising: initiating, by the source hypervisor, logical partition migration procedures in response to one or more conditions. 10. An apparatus for migrating interrupts from a source input/output (‘I/O’) adapter of a source computing system to a destination I/O adapter of a destination computing system, the apparatus comprising a computer processor, a computer memory operatively coupled to the computer processor, the computer memory having disposed within it computer program instructions that, when executed by the computer processor, cause the apparatus to carry out the steps of: collecting, by a source hypervisor of the source computing system, interrupt mapping information, wherein the source hypervisor supports operation of a logical partition executing on the source computing system and the logical partition is configured to receive interrupts from the source I/O adapter; configuring, by a destination hypervisor of the destination computing system, the destination computing system with the interrupt mapping information collected by the source hypervisor; placing, by the destination hypervisor of the destination computing system, the destination I/O adapter in an error state; migrating the logical partition from the source computing system to the destination computing system; and restarting the logical partition on the destination computing system, including recovering, by the logical partition, from the error state. 11. The apparatus of claim 10 wherein the source I/O adapter comprises a PCI adapter and collecting interrupt mapping information further comprises: collecting a PCI configuration space address of the source I/O adapter; collecting physical interrupt source numbers that are mapped to the source I/O adapter; and collecting logical interrupt source numbers, assigned to the logical partition, that are mapped to the physical interrupt source numbers. 12. The apparatus of claim 10 wherein: the source and destination I/O adapters comprise PCI adapters; the apparatus further comprises computer program instructions that, when executed by the computer processor, cause the apparatus to carry out the step of collecting interrupt mapping information of the destination I/O adapter including the PCI configuration space address of the destination I/O adapter and a range of physical interrupt source numbers assigned to the destination I/O adapter; and configuring the destination computing system with the interrupt mapping information collected by the source hypervisor further comprises mapping logical interrupt source numbers assigned to the logical partition for interrupts with the source I/O device to physical interrupt source numbers assigned to the destination I/O adapter. 13. The apparatus of claim 12 wherein recovering, by the logical partition, from the error state further comprises reconfiguring the PCI configuration space of the destination I/O adapter including a message signaled interrupt space. 14. The apparatus of claim 10 further comprising computer program instructions that, when executed by the computer processor, cause the apparatus to carry out the steps of: placing, by the source hypervisor, the source I/O adapter in an error state; and draining interrupts initiated by the source I/O adapter. 15. The apparatus of claim 10 wherein a management console is coupled to the source and destination computing systems and the apparatus further comprises computer program instructions that, when executed by the computer processor, cause the apparatus to carry out the steps of administering, by the management console, migration of the logical partition. 16. A computer program product for migrating interrupts from a source input/output (‘I/O’) adapter of a source computing system to a destination I/O adapter of a destination computing system, the computer program product disposed upon a non-transitory computer readable medium, the computer program product comprising computer program instructions that, when executed, cause a computer to carry out the steps of: collecting, by a source hypervisor of the source computing system, interrupt mapping information, wherein the source hypervisor supports operation of a logical partition executing on the source computing system and the logical p

Assignees

Inventors

Classifications

  • by interrupt, e.g. masked · CPC title

  • Hypervisor-specific management and integration aspects · CPC title

  • G06F13/24Primary

    using interrupt (G06F13/32 takes precedence) · CPC title

  • on a serial bus, e.g. I2C bus, SPI bus (on daisy chain buses G06F13/4247) · CPC title

  • PCI express · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9715469B1 cover?
Migrating interrupts from a source I/O adapter of a source computing system to a destination I/O adapter of a destination computing system, includes: collecting, by a source hypervisor of the source computing system, interrupt mapping information, were the source hypervisor supports operation of a logical partition executing on the source computing system and the logical partition is configured…
Who is the assignee on this patent?
IBM
What technology area does this patent fall under?
Primary CPC classification G06F13/24. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Jul 25 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B1). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 7 related publications on this page (citations in our corpus or others sharing the same primary CPC).