Systems and methods for optimizing amplifier operations

US9712120B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9712120-B2
Application numberUS-201514794699-A
CountryUS
Kind codeB2
Filing dateJul 8, 2015
Priority dateMar 14, 2013
Publication dateJul 18, 2017
Grant dateJul 18, 2017

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Methods and systems for optimizing amplifier operations are described. The described methods and systems particularly describe a feed-forward control circuit that may also be used as a feed-back control circuit in certain applications. The feed-forward control circuit provides a control signal that may be used to configure an amplifier in a variety of ways.

First claim

Opening claim text (preview).

What is claimed is: 1. A system for optimizing amplifier operations, including: an amplifier having a signal modification block for modifying at least one operating characteristic of the amplifier, the amplifier configured to receive an input signal and generate an output signal therefrom having a desired characteristic that includes at least one of a power level, a voltage range, or a current level; and a feed-forward control circuit including a look-up table, the feed-forward control circuit configured to receive the input signal, analyze the input signal using a frequency detector, apply the analyzed input signal to the look-up table to generate a control signal as a function of the analyzed input signal, and provide the control signal to the amplifier to configure the signal modification block and thereby modify at least one operating characteristic of the amplifier, thereby altering the desired characteristic of the output signal. 2. A system for optimizing amplifier operations, including: an amplifier configured to receive an input signal and generate an output signal therefrom having a desired characteristic that includes at least one of a power level, a voltage range, or a current level; and a feed-forward control circuit configured to receive the input signal, analyze the input signal using a spectral analyzer, generate a control signal based on the analyzed input signal, and provide the control signal to the amplifier for impressing the desired characteristic upon the output signal. 3. The system of claim 1 , or 2 , wherein the feed-forward control circuit is further configured to receive an additional input that is used in lieu of, or in addition to, the input signal to generate the control signal that is provided to the amplifier. 4. The system of claim 3 , wherein the additional input provides information including at least one of: (a) a temperature, (b) a voltage level, (c) a parameter related to a load mismatch, (d) an output power level from the amplifier, (e) power supply data, (f) battery data, (g) biasing data, (h) signal level, (i) logic level conditions, (j) switch position data, (k) a physical location of the amplifier, (l) a mode of operation of the amplifier, or (m) a modulation format of the output signal. 5. The system of claim 1 or 2 , wherein the amplifier and the feed-forward control circuit, in entirety or in part, are monolithically integrated. 6. The system of claim 1 , wherein the signal modification block includes one or more of: (a) a gain stage block, (b) attenuator block, (c) bias adjustment block, (d) power supply control block, (e) signal delay block, or (f) path modifier block, adapted to be configured by the control signal. 7. The system of claim 2 , wherein the amplifier includes a signal modification block, and wherein the control signal configures the signal modification block. 8. The system of claim 7 , wherein the signal modification block includes one or more of: (a) a gain stage block, (b) attenuator block, (c) bias adjustment block, (d) power supply control block, (e) signal delay block, or (f) path modifier block, adapted to be configured by the control signal. 9. A system for optimizing amplifier operations, including: an amplifier having a signal modification block for modifying at least one operating characteristic of the amplifier in response to a control signal, wherein the signal modification block includes one or more of: (a) a gain stage block, (b) attenuator block, (c) bias adjustment block, (d) power supply control block, (e) signal delay block, or (f) path modifier block, wherein parameters expressed by the one or more blocks are modifiable, the amplifier configured to receive an input signal and generate an output signal therefrom having a desired characteristic that includes at least one of a power level, a voltage range, or a current level; and a feed-forward control circuit including a look-up table, the feed-forward control circuit configured to receive the input signal, analyze the input signal using a frequency detector, apply the analyzed input signal to the look-up table to generate a control signal as a function of the analyzed input signal, and provide the control signal to the amplifier to modify parameters expressed by the one or more blocks of the signal modification block and thereby modify at least one operating characteristic of the amplifier to alter the desired characteristic of the output signal. 10. A system for optimizing amplifier operations, including: a scalable periphery tunable matching amplifier configured to receive a radio frequency input signal, the amplifier including a plurality of selectable unit cells for providing an adjustable amount of amplitude gain to the input signal by applying the input signal to a selection of one or more of the plurality of selectable unit cells, and at least one tunable matching circuit for adjustably matching a load impedance coupled to the amplifier as the amount of amplitude gain is adjusted; and a feed-forward control circuit configured to receive the input signal and generate a control signal that is derived from at least one characteristic of the input signal and which is provided to the amplifier for generating the amplitude gain and adjusting at least one tunable matching circuit. 11. The system of claim 10 , wherein the at least one characteristic of the input signal includes an amplitude of the input signal. 12. The system of claim 10 , wherein adjusting the at least one tunable matching circuit includes modifying an output impedance of the amplifier in order to match the load impedance. 13. The system of claim 12 , wherein modifying the output impedance of the amplifier includes using RF load line data stored in a look-up table. 14. The system of claim 10 , wherein adjusting the at least one tunable matching circuit includes modifying an input impedance of the amplifier in order to affect an amplitude of the input signal. 15. The system of claim 10 , wherein the at least one characteristic of the input signal includes an amplitude of the input signal and wherein generating the amplitude gain includes applying the control signal to the amplifier to modify at least one of the geometry of the amplifier and/or a bias point in the amplifier. 16. The system of claim 15 , wherein the amplifier is contained inside an integrated circuit, and wherein modifying the geometry of the amplifier includes using a look-up table to modify one or more parameters selected from the group consisting of current draw, voltage bias at one or more nodes of the amplifier, amplitude of output signal, phase of the output signal, transition times for edges of signals at one or more nodes of the amplifier, amplifier size, gain stage, attenuation, bias adjustment, power supply control, signal delay, and path modifier. 17. The system of claim 16 , wherein the unit cells of the amplifier each include a field-effect transistor. 18. The system of claim 10 , wherein the amplifier includes a signal modification block, and wherein the control signal configures the signal modification block. 19. The system of claim 18 , wherein the signal modification block includes one or more of a gain stage block, attenuator block, bias adjustment block, power supply control block, signal delay block, or path modifier block, adapted to be configured by the control signal. 20. The system of claim 19 , wherein parameters expressed by the one or more blocks are modifiable through a look-up table. 21. A method for optimizing ampl

Assignees

Inventors

Classifications

  • the temperature being sensed · CPC title

  • A non-specified detector of the power of a signal being used in an amplifying circuit · CPC title

  • Modifications of amplifiers to reduce influence of variations of temperature or supply voltage {or other physical parameters (in differential amplifiers H03F3/45479)} · CPC title

  • Gated amplifiers, i.e. amplifiers which are rendered operative or inoperative by means of a control signal · CPC title

  • the amplifier being a radio frequency amplifier · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9712120B2 cover?
Methods and systems for optimizing amplifier operations are described. The described methods and systems particularly describe a feed-forward control circuit that may also be used as a feed-back control circuit in certain applications. The feed-forward control circuit provides a control signal that may be used to configure an amplifier in a variety of ways.
Who is the assignee on this patent?
Peregrine Semiconductor Corp
What technology area does this patent fall under?
Primary CPC classification H03F1/3223. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Jul 18 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).