Sequenced pulse-width adjustment in a resonant clocking circuit

Patent metadata

Field	Value
Publication number	US-9705479-B2
Application number	US-201514828841-A
Country	US
Kind code	B2
Filing date	Aug 18, 2015
Priority date	Aug 7, 2015
Publication date	Jul 11, 2017
Grant date	Jul 11, 2017

Abstract

A clock driver control scheme for a resonant clock distribution network provides robust operation by controlling a pulse width of the output of clock driver circuits that drive the resonant clock distribution network so that changes are sequenced. The clock driver control circuit controls the clock driver circuits in the corresponding sector according to a selected operating mode via a plurality of control signals provided to corresponding clock driver circuits. The pulse widths differ for at least some of the sectors during operation of digital circuits within the integrated circuit having clock inputs coupled to the resonant clock distribution network. The different pulse widths may be a transient difference that is imposed in response to a mode or frequency change of the global clock that provides an input to the clock driver circuits.

First claim

What is claimed is:

1. A method of operating an integrated circuit having a resonant clock distribution network, the method comprising:
generating a distributed clock signal within the resonant clock distribution network by driving the resonant clock distribution network with a plurality of clock driver circuits that receive a clock input from a global clock signal and have outputs connected to corresponding locations within sectors of the resonant clock distribution network;
controlling pulse widths of individual ones of the plurality of clock drivers according to a plurality of control signals provided to corresponding ones of the plurality of clock driver circuits, wherein the pulse widths of the individual clock drivers differ for at least some of the sectors during operation of digital circuits within the integrated circuit having clock inputs coupled to the resonant clock distribution network;
selecting an operating mode or frequency of the resonant clock distribution network; and
generating the plurality of control signals such that, responsive to the selecting having selected a new operating mode or a new frequency, the pulse widths of the individual clock driver circuits are set to first pulse width values for a predetermined interval after the selecting selects the new operating mode or the new frequency, and wherein the pulse widths of the individual clock driver circuits are set to second pulse width values that differ from the first pulse width values after the predetermined interval has expired, wherein the individual clock driver circuits are operated at the first pulse width values during the predetermined interval and operated at the second pulse width values after the predetermined interval and until the first control logic again changes the operating mode or the frequency of the resonant clock distribution network.

2. The method of claim 1 , wherein the resonant clock distribution network comprises a metal layer conductive grid forming the sectors, and further comprising sequencing the pulse widths of the individual clock driver circuits during the predetermined interval after the selecting selects the new operating mode or frequency, so that clock driver circuits in alternating sectors along rows or columns of the grid have a same pulse width, while clock driver circuits in adjacent sectors have the differing pulse width.

3. The method of claim 2 , wherein the changing changes the operating mode from a first pulsed clocking mode having a first pulse width to a second pulsed clocking mode having a second pulse width and wherein the controlling further controls pulse width of individual ones of the plurality of clock driver circuits by changing a pulse width of the clock driver circuits in the alternating sectors before changing the pulse width of the clock driver circuits in the adjacent sectors.

4. The method of claim 2 , wherein the changing changes the operating mode from a non-pulsed clocking mode to a pulsed clocking mode and wherein the controlling further controls the pulse width of individual ones of the plurality of clock driver circuits by increasing an average pulse width of the plurality of clock driver circuits during the predetermined interval, whereby the pulse width of the plurality of clock driver circuits is decreased gradually to reach a predetermined pulse width for the selected pulsed operating mode.

5. The method of claim 4 , wherein the controlling controls the pulse width of the plurality of clock driver circuits so that a first set of the plurality of clock driver circuits corresponding to the alternating sectors along rows or columns is enabled to pulse in response to the selected pulsed clocking mode with a maximum pulse width during a first portion of the predetermined interval and wherein a second set of the plurality of clock driver circuits remains in non-pulsed clocking mode, and wherein during a second portion of the predetermined interval subsequent to the first predetermined interval, the second set of the plurality of clock driver circuits corresponding to sectors other than the first set of clock driver circuits is enabled and the first set of driver circuits is set to a reduced pulse width.

6. The method of claim 1 , wherein the controlling a pulse width of individual ones of the plurality of clock driver circuits, so that the pulse width of clock driver circuits in a same sector may differ.

Assignees

• IBM

Inventors

• Bucelot Thomas J
• Restle Phillip J
• Shan David Wen-Hao

Classifications

• H03K9/08

  of duration- or width-mudulated pulses {or of duty-cycle modulated pulses} · CPC title

• G06F1/10

  Distribution of clock signals {, e.g. skew} · CPC title

• H03K3/012 Primary

  Modifications of generator to improve response time or to decrease power consumption · CPC title

• G06F1/08

  Clock generators with changeable or programmable clock frequency · CPC title

• H03K7/08 Primary

  Duration or width modulation {; Duty cycle modulation} · CPC title