Method of forming a wrap-around contact on a semiconductor device

US9704744B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9704744-B2
Application numberUS-201315026822-A
CountryUS
Kind codeB2
Filing dateDec 19, 2013
Priority dateDec 19, 2013
Publication dateJul 11, 2017
Grant dateJul 11, 2017

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Techniques and methods related to forming a wrap-around contact on a semiconductor device, and apparatus, system, and mobile platform incorporating such semiconductor devices.

First claim

Opening claim text (preview).

What is claimed: 1. A method of forming a semiconductor device, comprising: depositing a contact material of an initial contact layer on a source region or drain region or both of at least two semiconductor bodies and separated from each other by a trench and disposed over a substrate; and re-sputtering the contact material of the initial contact layer to redistribute at least some of the contact material onto at least one portion of the semiconductor bodies within the trench. 2. The method of claim 1 wherein the semiconductor bodies have a top and sidewalls extending from, and transverse to, the top, and wherein depositing comprises depositing the initial contact layer at least on the top, and the re-sputtering redistributes the contact material onto the sidewalls. 3. The method of claim 1 wherein depositing comprises depositing contact material at a bottom of the trench, and wherein re-sputtering redistributes at least some of the contact material from the bottom of the trench onto the sidewalls of the semiconductor bodies. 4. The method of claim 1 comprising: forming a sacrificial portion of the initial contact layer; and redistributing the sacrificial portion during the re-sputtering of the contact material. 5. The method of claim 1 wherein the contact material comprises titanium. 6. The method of claim 1 wherein the semiconductor bodies have a top and sidewalls extending transverse to the top, and wherein a contact layer at the sidewalls resulting after the resputtering is at least about 1-5 nm thick. 7. The method of claim 1 wherein re-sputtering comprises directing a plasma bombardment material toward the initial contact layer and on a biased wafer. 8. The method of claim 1 comprising depositing the contact material on a surface of a spacer disposed at a gate electrode intersecting the semiconductor bodies and while depositing the contact material of the initial contact layer, and comprising depositing a sufficient amount of the contact material on the surface of the spacer to form a sacrificial layer at the spacer to avoid damage to the spacer during re-sputtering. 9. The method of claim 1 wherein the semiconductor bodies have a top and sidewalls extending from, and transverse to, the top, and wherein depositing comprises depositing the initial contact layer at least on the top, and the re-sputtering redistributes the contact material onto the sidewalls, wherein depositing comprises depositing contact material at a bottom of the trench, and wherein re-sputtering redistributes at least some of the contact material from the bottom of the trench onto the sidewalls of the semiconductor bodies; the method comprising: forming a sacrificial portion of the initial contact layer; and redistributing the sacrificial portion during the re-sputtering of the contact material, wherein the sacrificial portion adds about 10-20 nm to the height of the initial contact layer, wherein the contact material comprises titanium, wherein a contact layer at the sidewalls resulting after the resputtering is at least about 1-5 nm thick, wherein re-sputtering comprises directing a plasma bombardment material toward the initial contact layer and on a biased wafer; and the method comprising depositing the contact material on a surface of a spacer disposed at a gate electrode intersecting the semiconductor bodies and while depositing the contact material of the initial contact layer, and comprising depositing a sufficient amount of the contact material on the surface of the spacer to form a sacrificial layer at the spacer to avoid damage to the spacer during re-sputtering. 10. The method of claim 4 wherein the sacrificial portion adds about 10-20 nm to the height of the initial contact layer.

Assignees

Inventors

Classifications

  • the conductive layers comprising transition metals · CPC title

  • H10P14/44Primary

    Physical vapour deposition [PVD] · CPC title

  • Barrier, adhesion or liner layers · CPC title

  • by filling conductive material into holes, grooves or trenches · CPC title

  • by selectively removing parts thereof (H10W20/034 takes precedence) · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9704744B2 cover?
Techniques and methods related to forming a wrap-around contact on a semiconductor device, and apparatus, system, and mobile platform incorporating such semiconductor devices.
Who is the assignee on this patent?
Intel Corp
What technology area does this patent fall under?
Primary CPC classification H10P14/44. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Jul 11 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).