Systems and methods for analog to digital converter failure identification

US9698809B1 · US · B1

Patent metadata
FieldValue
Publication numberUS-9698809-B1
Application numberUS-201615213993-A
CountryUS
Kind codeB1
Filing dateJul 19, 2016
Priority dateJul 19, 2016
Publication dateJul 4, 2017
Grant dateJul 4, 2017

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Disclosed are systems and methods for identifying and reporting failures of an analog to digital (A/D) conversion system. An A/D conversion system includes a test signal generator configured to generate a test signal including an identifiable characteristic, an A/D converter configured to convert an analog signal measured at an input of the A/D converter to a digital output, and signal injection circuitry configured to inject at least a portion of the test signal from the test signal generator as an injected signal into the analog signal using trace-to-trace crosstalk. A method includes determining whether the digital output generated by the A/D converter indicates the identifiable characteristic.

First claim

Opening claim text (preview).

What is claimed: 1. An analog to digital (A/D) conversion system with failure identification, comprising: a test signal generator configured to generate a test signal including an identifiable characteristic; an analog trace in electrical communication with an input of A/D converter and configured to carry an analog signal to the A/D converter; the A/D converter in electrical communication with the analog trace, configured to convert the analog signal measured at an input of the A/D converter to a digital output; a test signal trace in electrical communication with the test signal generator, the test signal trace in proximity to the analog trace, and configured to induce at least a portion of the test signal onto the analog trace by electromagnetic field interaction between the test signal trace and the analog trace; and an intelligent electronic device (IED) configured to: determine existence, non-existence, or variation of the identifiable characteristic in the digital output; filter the digital output to remove the identifiable characteristic from the digital output; and provide a failure notification based on a determination by the failure identification module that the identifiable characteristic does not exist in the digital output, or has changed in a manner indicative of an A/D failure and/or analog circuit failure. 2. The A/D conversion system of claim 1 , wherein the test signal generator is configured to generate a test signal including a square wave. 3. The A/D conversion system of claim 1 , wherein the test signal generator is configured to generate a test signal including a plurality of square waves of different fundamental frequencies. 4. The A/D conversion system of claim 1 , wherein the identifiable characteristic includes a fundamental frequency of the test signal. 5. The A/D conversion system of claim 1 , wherein the electromagnetic field interaction between the analog trace and the test signal trace comprises mutual inductance between the test signal trace carrying the test signal and the analog trace. 6. The A/D conversion system of claim 5 , wherein the test signal trace is located alongside the analog trace within a same layer of a circuit board as the analog trace. 7. The A/D conversion system of claim 5 , wherein the test signal trace is split into a plurality of branches of the test signal trace, each branch of the plurality of branches located proximate to the analog trace, one or more other analog traces, or combinations thereof. 8. The A/D conversion system of claim 5 , wherein the test signal trace at least partially overlaps the analog trace in a different layer of a circuit board than the analog trace. 9. The A/D conversion system of claim 1 , wherein electromagnetic field interaction between the analog trace and the test signal trace comprises electromagnetic field interaction between the test signal trace and a front-end resistor-capacitor (RC) filter at an input to the A/D converter. 10. The A/D conversion system of claim 9 , wherein the test trace is located proximate at least two sides of the front-end RC filter to increase the mutual inductance between the test trace and components of the front-end RC filter. 11. The A/D conversion system of claim 1 , wherein the electromagnetic field interaction comprises capacitive crosstalk between the test signal trace and the analog trace carrying the analog signal. 12. The A/D conversion system of claim 1 , wherein the test signal trace is terminated with a resistive load. 13. The A/D conversion system of claim 1 , wherein the test signal trace is terminated with a capacitive load. 14. The A/D conversion system of claim 1 , further comprising a test filter and a main filter operably coupled to an output of the A/D converter, the test filter configured to pass the injected signal and the main filter configured to remove the injected signal. 15. The A/D conversion system of claim 14 , wherein the IED is configured to determine the existence, non-existence, or variation of the identifiable characteristic by analyzing an output of the test filter. 16. The A/D conversion system of claim 1 , further comprising a low pass filter operably coupled to an analog line configured to carry the analog signal to the input of the A/D converter, wherein: the test signal trace is configured to induce the at least a portion of the test signal onto the analog trace by electromagnetic field interaction between the low pass filter and the input of the A/D converter; and the low pass filter is configured to attenuate electrical oscillations that are near a fundamental frequency of the test signal and pass the analog signal. 17. An intelligent electronic device (IED) configured to identify a failure in an analog to digital (A/D) converter, comprising: an analog trace in electrical communication with an input of the A/D converter and configured to carry an analog signal to the A/D converter; and configured to inject a frequency characteristic into the analog trace by electromagnetic field interaction between the test signal trace and the analog trace; a test signal trace in proximity to the analog trace, configured to inject one or more frequency characteristics into the analog trace by electromagnetic field interaction between the test signal trace and the analog trace at an input of an A/D converter wherein an analog signal carried to the input of the A/D converter comprises a frequency f a , and the one or more frequency characteristics injected by the test signal trace comprise another frequency f test , a superposition of the analog signal and the one or more frequency characteristics comprising f a +f test ; and a meter configured to obtain a measurement of an output of the A/D converter; a frequency characteristic module configured to determine that the one or more frequency characteristic, f test , is missing or exhibits significant variation from an expected behavior of the output of the A/D converter; and an error reporting module configured to report a failure of the A/D converter based on the determination that the frequency characteristic, f test , is missing or exhibits significant variation from the output of the A/D converter. 18. A method for verifying a digital output of an analog to digital (A/D) converter, the method comprising: injecting an injected signal having an identifiable characteristic into an analog input of an A/D converter through electromagnetic field interaction between a signal line carrying a test signal proximate to an analog line associated with the analog input; generating, via the A/D converter, a digital output comprising a digital version of an analog signal carried by the analog line and the injected signal; and determining whether the digital output generated by the A/D converter indicates the identifiable characteristic. 19. The method of claim 18 , further comprising: filtering the digital output to remove the injection signal; and outputting the filtered digital signal as a verified digital output signal responsive to a confirmation that the digital output includes the injected signal. 20. The method of claim 18 , wherein determining whether the digital output generated by the A/D converter indicates the identifiable characteristic comprises performing a frequency domain analysis of the digital output using a fast Fourier transform.

Assignees

Inventors

Classifications

  • Details of sampling arrangements or methods · CPC title

  • using domain transforms, e.g. Fast Fourier Transform · CPC title

  • Detection or location of converter hardware failure, e.g. power supply failure, open or short circuit · CPC title

  • H03M1/1071Primary

    Measuring or testing · CPC title

  • Analogue/digital converters using delta-sigma modulation as an intermediate step · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9698809B1 cover?
Disclosed are systems and methods for identifying and reporting failures of an analog to digital (A/D) conversion system. An A/D conversion system includes a test signal generator configured to generate a test signal including an identifiable characteristic, an A/D converter configured to convert an analog signal measured at an input of the A/D converter to a digital output, and signal injectio…
Who is the assignee on this patent?
Schweitzer Engineering Lab Inc, Scweitzer Eng Laboratories Inc
What technology area does this patent fall under?
Primary CPC classification H03M1/1071. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Jul 04 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B1). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).