Macro-switch with a buffered switching matrix

US9693124B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9693124-B2
Application numberUS-201615154619-A
CountryUS
Kind codeB2
Filing dateMay 13, 2016
Priority dateJun 9, 2015
Publication dateJun 27, 2017
Grant dateJun 27, 2017

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A macro-switch is described. This macro-switch includes facing integrated circuits, one of which implements optical waveguides that convey optical signals, and the other which implements control logic, electrical switches and memory buffers at each of multiple switch sites. Moreover, the macro-switch has a fully connected topology between the switch sites. Furthermore, the memory buffers at each switch site provide packet buffering and congestion relief without causing undue scheduling/routing complexity. Consequently, the macro-switch can be scaled to an arbitrarily large switching matrix (i.e., an arbitrary number of switch sites and/or switching stages).

First claim

Opening claim text (preview).

What is claimed is: 1. A macro-switch, comprising: a first integrated circuit having a surface, wherein the first integrated circuit comprises: first switch sites, wherein each of the first switch sites includes first control logic and a first memory buffer; and second switch sites, wherein each of the second switch sites includes second control logic and a second memory buffer; and a second integrated circuit having a second surface facing the surface, wherein the second integrated circuit comprises: optical ports configured to couple to optical sources; optical waveguides optically coupled to the optical ports and the first switch sites; and second optical waveguides optically coupled to the first switch sites and the second switch sites, wherein the macro-switch has a fully connected topology between the first switch sites and the second switch sites. 2. The macro-switch of claim 1 , wherein the macro-switch includes a cross-point switch. 3. The macro-switch of claim 1 , wherein the macro-switch is non-blocking. 4. The macro-switch of claim 1 , wherein, during operation, the first control logic at a given first switch site determines a given first switching schedule for the given first switch site; and wherein, during operation, the second control logic at a given second switch site determines a given second switching schedule for the given second switch site. 5. The macro-switch of claim 4 , wherein the given first switching schedule is determined independently from other switching schedules for the first switch sites and the second switch sites; and wherein the given second switching schedule is determined independently from the other switching schedules for the first switch sites and the second switch sites. 6. The macro-switch of claim 1 , wherein the optical waveguides between a given optical port and a given first switch site include one optical waveguide that, during operation, conveys information from the given optical port to the given first switch site and another optical waveguide that, during operation, conveys information from the given first switch site to the given optical port. 7. The macro-switch of claim 1 , wherein the second optical waveguides between a given first switch site and a given second switch site include one optical waveguide that, during operation, conveys information from the given first switch site to the given second switch site and another optical waveguide that, during operation, conveys information from the given second switch site to the given first switch site. 8. The macro-switch of claim 1 , wherein the optical coupling involves one of: a diffraction grating, a mirror, and optical proximity communication. 9. The macro-switch of claim 1 , wherein a given first switch site includes transceivers that, during operation, convert input optical signals into input electrical signals and output electrical signals into output optical signals; and wherein a given second switch site includes second transceivers that, during operation, convert second input optical signals into second input electrical signals and second output electrical signals into second output optical signals. 10. The macro-switch of claim 1 , wherein the second integrated circuit comprises: a substrate; a buried-oxide (BOX) layer disposed on the substrate; and a semiconductor layer disposed on the BOX layer, wherein the optical waveguides and the second optical waveguides are, at least in part, implemented in the semiconductor layer. 11. The macro-switch of claim 1 , wherein the substrate, the BOX layer and the semiconductor layer constitute a silicon-on-insulator technology. 12. A system, comprising: a processor; a memory, coupled to the processor, that stores a program module, which, during operation, is executed by the processor; and a macro-switch, wherein the macro-switch comprises: a first integrated circuit having a surface, wherein the first integrated circuit comprises: first switch sites, wherein each of the first switch sites includes first control logic and a first memory buffer; and second switch sites, wherein each of the second switch sites includes second control logic and a second memory buffer; and a second integrated circuit having a second surface facing the surface, wherein the second integrated circuit comprises: optical ports configured to couple to optical sources; optical waveguides optically coupled to the optical ports and the first switch sites; and second optical waveguides optically coupled to the first switch sites and the second switch sites, wherein the macro-switch has a fully connected topology between the first switch sites and the second switch sites. 13. The system of claim 12 , wherein the macro-switch includes a cross-point switch; and wherein the macro-switch is non-blocking. 14. The system of claim 12 , wherein, during operation, the control logic at a given first switch site determines a given first switching schedule for the given first switch site; and wherein, during operation, the second control logic at a given second switch site determines a given second switching schedule for the given second switch site. 15. The system of claim 14 , wherein the given first switching schedule is determined independently from other switching schedules for the first switch sites and the second switch sites; and wherein the given second switching schedule is determined independently from the other switching schedules for the first switch sites and the second switch sites. 16. The system of claim 12 , wherein the optical waveguides between a given optical port and a given first switch site include one optical waveguide that, during operation, conveys information from the given optical port to the given first switch site and another optical waveguide that, during operation, conveys information from the given first switch site to the given optical port. 17. The system of claim 12 , wherein the second optical waveguides between a given first switch site and a given second switch site include one optical waveguide that, during operation, conveys information from the given first switch site to the given second switch site and another optical waveguide that, during operation, conveys information from the given second switch site to the given first switch site. 18. The system of claim 12 , wherein a given first switch site includes transceivers that, during operation, convert input optical signals into input electrical signals and output electrical signals into output optical signals; and wherein a given second switch site includes second transceivers that, during operation, convert second input optical signals into second input electrical signals and second output electrical signals into second output optical signals. 19. The system of claim 12 , wherein the second integrated circuit comprises: a substrate; a buried-oxide (BOX) layer disposed on the substrate; and a semiconductor layer disposed on the BOX layer, wherein the optical waveguides and the second optical waveguides are, at least in part, implemented in the semiconductor layer. 20. A method of switching optical signals using a macro-switch, wherein the method comprises: conveying optical signals in optical waveguides in a second integrated circuit in the macro-switch; optically coupling the optical signals from the optical waveguide to and from switch sites in a first integrated circuit in the macro-switch, wherein a given switch site includes control logic and a memory buffer, and w

Assignees

Inventors

Classifications

  • Arbitration and scheduling · CPC title

  • Switch and router aspects · CPC title

  • With planar waveguide arrangement, i.e. in a substrate, regardless if actuating mechanism is outside the substrate · CPC title

  • Topology aspects · CPC title

  • Network aspects · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9693124B2 cover?
A macro-switch is described. This macro-switch includes facing integrated circuits, one of which implements optical waveguides that convey optical signals, and the other which implements control logic, electrical switches and memory buffers at each of multiple switch sites. Moreover, the macro-switch has a fully connected topology between the switch sites. Furthermore, the memory buffers at eac…
Who is the assignee on this patent?
Oracle Int Corp
What technology area does this patent fall under?
Primary CPC classification H04Q11/0005. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Jun 27 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).