Memory performance evaluation using address mapping information
US-2024394164-A1 · Nov 28, 2024 · US
Apparatus, system, and method for an address translation layer
US9690694B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-9690694-B2 |
| Application number | US-201213629543-A |
| Country | US |
| Kind code | B2 |
| Filing date | Sep 27, 2012 |
| Priority date | Sep 27, 2011 |
| Publication date | Jun 27, 2017 |
| Grant date | Jun 27, 2017 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
An apparatus, system, and method are disclosed for storage address translation. The method includes storing, in volatile memory, a plurality of logical-to-physical mapping entries for a non-volatile recording device. The method includes persisting a logical-to-physical mapping entry from the volatile memory to recording media of the non-volatile recording device. The logical-to-physical mapping entry may be selected for persisting based on a mapping policy indicated by a client. The method includes loading the logical-to-physical mapping entry from the recording media of the non-volatile recording device into the volatile memory in response to a storage request associated with the logical-to-physical mapping entry.
First claim
Opening claim text (preview).
What is claimed is: 1. A method for storage address translation, the method comprising: storing, in volatile memory, a plurality of logical-to-physical mapping entries for a non-volatile storage device; copying one of the logical-to-physical mapping entries from the volatile memory to storage media of the non-volatile storage device, the logical-to-physical mapping entry selected for copying based on a mapping policy indicated by a client, the mapping policy based, at least in p…
Assignees
Inventors
Classifications
- G06F12/0246Primary
Physics · mapped topic
Physics · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US9690694B2 cover?
- An apparatus, system, and method are disclosed for storage address translation. The method includes storing, in volatile memory, a plurality of logical-to-physical mapping entries for a non-volatile recording device. The method includes persisting a logical-to-physical mapping entry from the volatile memory to recording media of the non-volatile recording device. The logical-to-physical mapping…
- Who is the assignee on this patent?
- Fusion-Io Inc, Sandisk Technologies Llc
- What technology area does this patent fall under?
- Primary CPC classification G06F12/0246. Mapped technology areas include Physics.
- When was this patent published?
- Publication date Tue Jun 27 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).