Multi-dimensional integrated circuit structures and methods of forming the same

US9686852B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9686852-B2
Application numberUS-201514680822-A
CountryUS
Kind codeB2
Filing dateApr 7, 2015
Priority dateJan 20, 2012
Publication dateJun 20, 2017
Grant dateJun 20, 2017

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

An embodiment is method comprising attaching a first die and a second die to a first surface of a first interposer using respective ones of first conductive connectors coupled to respective first surfaces of the first die and the second die; attaching a third die and a fourth die to a second surface of the first interposer using respective ones of second conductive connectors, the second surface of the first interposer being opposite the first surface of the interposer; and attaching the first die and the second die to a substrate using respective ones of third conductive connectors coupled to respective second surfaces of the first die and the second die.

First claim

Opening claim text (preview).

What is claimed is: 1. A structure comprising: a first interposer; a first die and a second die each being attached to a first side of the first interposer using first conductive connectors, second conductive connectors being on respective sides of the first die and second die opposite from the first conductive connectors; a third die and a fourth die each being attached to a second side of the first interposer using third conductive connectors, the second side of the first interposer being opposite from the first side of the first interposer; a second interposer, the first die and the second die each being attached to a first side of the second interposer using the second conductive connectors; and a substrate attached to a second side of the second interposer using fourth conductive connectors, the second side of the second interposer being opposite from the first side of the second interposer. 2. The structure of claim 1 , wherein the first die is communicatively coupled to the second die through the first interposer, and/or the third die is communicatively coupled to the fourth die through the first interposer. 3. The structure of claim 1 , wherein at least one of the first die, the second die, the third die, and the fourth die is redundant of another one of the first die, the second die, the third die, and the fourth die. 4. The structure of claim 1 , wherein the interposer comprises a multiplexor capable of receiving respective signals from at least two of the first die, the second die, the third die, or the fourth die and selectively sending a selected signal. 5. The structure of claim 1 , wherein at least one of the first die, the second die, the third die, or the fourth die comprises a multiplexor capable of receiving respective signals from at least two others of the first die, the second die, the third die, or the fourth die. 6. The structure of claim 1 , wherein fifth conductive connectors are on a side of the third die opposite from the third conductive connectors, a wire being attached to the substrate and at least one of the fifth conductive connectors. 7. The structure of claim 1 , wherein fifth conductive connectors are on a side of the third die opposite from the third conductive connectors, a wire being attached to the second side of the first interposer and at least one of the fifth conductive connectors. 8. The structure of claim 1 , wherein fifth conductive connectors are on a side of the third die opposite from the third conductive connectors, a wire being attached to at least one of the fifth conductive connectors and at least one of the first conductive connectors. 9. The structure of claim 1 further comprising a wire attached to the first side of the first interposer and at least one of the first conductive connectors. 10. The structure of claim 1 , further comprising a third interposer attached to the third die using fifth conductive connectors, wherein the fifth conductive connectors are on a side of the third die opposite from the third conductive connectors. 11. A structure comprising: a first interposer; a first die and a second die each being attached to a first side of the first interposer using first conductive connectors; and a second interposer, the first die and the second die each being attached to a first side of the second interposer using second conductive connectors, the second conductive connectors being on respective sides of the first die and second die opposite from the first conductive connectors, wherein a second side of the second interposer opposite the first side of the second interposer is free of attached dies. 12. The structure of claim 11 further comprising a third die and a fourth die each being attached to a second side of the first interposer using third conductive connectors, the second side of the first interposer being opposite from the first side of the first interposer. 13. The structure of claim 11 further comprising a substrate attached to a second side of the first interposer using third conductive connectors, the second side of the first interposer being opposite from the first side of the first interposer. 14. The structure of claim 13 , further comprising fourth conductive connectors attached to a side of the substrate opposite the first interposer. 15. The structure of claim 11 , wherein the first die is communicatively coupled to the second die through the first interposer and/or the second interposer. 16. The structure of claim 11 , wherein the first die is redundant of the second die. 17. A method comprising: attaching a first die and a second die to a first side of a first interposer using first conductive connectors; attaching the first die and the second die to a first side of a second interposer using second conductive connectors, the second conductive connectors being on respective sides of the first die and second die opposite from the first conductive connectors; and attaching a substrate to a second side of the first interposer using third conductive connectors, the second side of the first interposer being opposite from the first side of the first interposer. 18. The method of claim 17 , wherein the first die is communicatively coupled to the second die through the first interposer and/or the second interposer. 19. The method of claim 17 , wherein the first die is redundant of the second die. 20. The method of claim 17 , further comprising attaching a third die to the first side of the first interposer using fourth conductive connectors.

Assignees

Inventors

Classifications

  • characterised by non-galvanic coupling between the chips, e.g. capacitive coupling · CPC title

  • Encapsulations, e.g. protective coatings · CPC title

  • characterised by the through-semiconductor vias [TSVs] in the stacked chips · CPC title

  • the stacked chips being on both top and bottom sides of a package substrate, interposer or RDL · CPC title

  • Interconnections through encapsulations, e.g. pillars through molded resin on a lateral side a chip · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9686852B2 cover?
An embodiment is method comprising attaching a first die and a second die to a first surface of a first interposer using respective ones of first conductive connectors coupled to respective first surfaces of the first die and the second die; attaching a third die and a fourth die to a second surface of the first interposer using respective ones of second conductive connectors, the second surfac…
Who is the assignee on this patent?
Taiwan Semiconductor Mfg Co Ltd, Taiwan Semicondcutor Mfg Company Ltd
What technology area does this patent fall under?
Primary CPC classification H10W90/00. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Jun 20 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).