Updating a filter of an equalizer

Patent metadata

Field	Value
Publication number	US-9674010-B2
Application number	US-201414283661-A
Country	US
Kind code	B2
Filing date	May 21, 2014
Priority date	May 21, 2014
Publication date	Jun 6, 2017
Grant date	Jun 6, 2017

Abstract

In one aspect, a tuner includes an analog front end to receive a radio frequency (RF) signal and to downconvert the RF signal to a second frequency signal, a digitizer to convert the second frequency signal to a digitized signal, a channel equalizer including a filter to filter the digitized signal, and a first controller to update the filter according to a frequency response of the filter.

First claim

What is claimed is:

1. A tuner comprising:
an analog front end to receive a radio frequency (RF) signal and to downconvert the RF signal to a second frequency signal;
a digitizer to convert the second frequency signal to a digitized signal;
a channel equalizer including a filter to filter the digitized signal;
a first controller to update the filter according to a frequency response of the filter, the first controller comprising:
a frequency response determination logic to receive a plurality of taps of the filter and determine based thereon a magnitude value of the frequency response of the filter;
a comparison logic to compare the magnitude value to a reference value to generate an error signal based on a cost function according to

min
h

⁢
J

=

{

[

∑

m
=
0

N
-
1

⁢

ⅇ

-
ⅈ

⁢

⁢
m
⁢

⁢

w
0

*

h
⁡

(
m
)

]

2

-
1

}

2

;

and
a tap update logic to update one or more taps of the plurality of taps of the filter based on the error signal.

2. The tuner of claim 1 , further comprising a second controller to update the filter based on a blind adaptive algorithm, wherein the first controller and the second controller are configured to independently update the filter.

3. The tuner of claim 1 , wherein the first controller is to update the one or more taps of the filter to increase a bandwidth of the filter.

4. The tuner of claim 1 , wherein the frequency response determination logic is to determine the magnitude response of the filter for each of a first plurality of frequency points.

5. The tuner of claim 4 , wherein the first plurality of frequency points are within a first portion of a radio channel.

6. The tuner of claim 1 , wherein the tap update logic is to update the one or more taps of the filter based on the error signal according to a least mean squared technique according to

h
⁡

(
k
)

n

=

h
⁡

(
k
)

n
-
1

-

μ
×

{

[

∑

m
=
0

N
-
1

⁢

ⅇ

-
ⅈ

⁢

⁢
m
⁢

⁢
ω
⁢

⁢
o

×

h
⁡

(
m
)

]

2

-
1

}

×

[

∑

m
=
0

N
-
1

⁢

Assignees

• Silicon Lab Inc

Inventors

• Li Junsong

Classifications

• H04L2025/03726

  Switching between algorithms · CPC title

• H04B1/14

  Automatic detuning arrangements · CPC title

• H04L25/03019 Primary

  adaptive, i.e. capable of adjustment during data reception · CPC title

• H04L27/14

  Demodulator circuits; Receiver circuits · CPC title

• H04L2025/03681

  Control of adaptation · CPC title