Resonance circuit with a single crystal capacitor dielectric material

US9673384B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9673384-B2
Application numberUS-201414298057-A
CountryUS
Kind codeB2
Filing dateJun 6, 2014
Priority dateJun 6, 2014
Publication dateJun 6, 2017
Grant dateJun 6, 2017

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A single crystal acoustic electronic device. The device has a substrate having a surface region. The device has a first electrode material coupled to a portion of the substrate and a single crystal capacitor dielectric material having a thickness of greater than 0.4 microns and overlying an exposed portion of the surface region and coupled to the first electrode material. In an example, the single crystal capacitor dielectric material is characterized by a dislocation density of less than 10 12 defects/cm 2 . A second electrode material is overlying the single crystal capacitor dielectric material.

First claim

Opening claim text (preview).

What is claimed is: 1. A single crystal acoustic electronic device comprising: a substrate having a via cavity formed through a portion of the substrate, the substrate having a surface region and a backside surface region; a first electrode material coupled to a portion of the backside surface region and spatially configured within the via cavity; a single crystal capacitor dielectric material having a thickness of greater than 0.4 microns and overlying the via cavity and coupled to the first electrode material through the via cavity, the single crystal capacitor dielectric material being characterized by a dislocation density of less than 10 12 defects/cm 2 ; and a second electrode material overlying the single crystal capacitor dielectric material. 2. The device of claim 1 wherein the single crystal capacitor material is selected from at least one of AlN, AlGaN, InN, BN, or other group III nitrides. 3. The device of claim 1 wherein the single crystal capacitor material is selected from at least one of a single crystal oxide including a high K dielectric, ZnO, or MgO. 4. The device of claim 1 wherein the single crystal capacitor dielectric material is characterized by a surface region of at least 200 micron by 200 micron. 5. The device of claim 1 wherein the single crystal capacitor dielectric material is configured in a first strain state to compensate to the substrate; wherein the single crystal capacitor dielectric material is deposited overlying the exposed portion of the substrate. 6. A single crystal acoustic electronic device comprising: a substrate having a via cavity formed through a portion of the substrate, the substrate having a surface region and a backside surface region; a first electrode material coupled to a portion of the backside surface region and spatially configured within the via cavity to form a via structure within a portion of the substrate; a single crystal capacitor dielectric material having a thickness of greater than 0.4 microns and overlying the via cavity and coupled to the first electrode material through the via cavity, the single crystal capacitor dielectric material being characterized by a dislocation density of less than 10 12 defects/cm 2 ; and a second electrode material overlying the single crystal capacitor dielectric material. 7. The device of claim 6 wherein the surface region is configured in an off-set angle. 8. The device of claim 6 further comprising a reflector region configured to the first electrode material. 9. The device of claim 6 further comprising a reflector region configured to the second electrode material; wherein each of the first electrode material and the second electrode material is selected from a refractory metal. 10. The device of claim 6 wherein the each of the first electrode material and the second electrode material is selected from one of tantalum or molybdenum. 11. The device of claim 6 wherein the first electrode material and the single crystal capacitor dielectric material comprises a first interface region substantially free from an oxide bearing material. 12. The device of claim 6 wherein the first electrode material and the single crystal capacitor dielectric material comprises a second interface region substantially free from an oxide bearing material. 13. The device of claim 6 further comprising a nucleation material provided between the single crystal capacitor dielectric material and the first electrode material; and further comprising a capping material provided between the single crystal capacitor dielectric material and the second electrode material. 14. The device of claim 6 wherein the single crystal capacitor dielectric material is characterized by a FWHM of less than one degree; and further comprising a parameter derived from a two port analysis. 15. The device of claim 6 wherein the first electrode material comprises a first electrode structure configured and routed to a vicinity of a plane parallel to a contact region coupled to the second electrode material. 16. The device of claim 6 wherein the surface region of the substrate is bare and exposed crystalline material. 17. The device of claim 6 wherein the single crystal capacitor dielectric is configured to propagate a longitudinal signal at an acoustic velocity of 6000 meters/second and greater; and further comprising a first contact coupled to the first electrode material and a second contact coupled to the second electrode material such that each of the first contact and the second contact are configured in a co-planar arrangement. 18. The device of claim 6 wherein the semiconductor substrate is selected from a silicon, a gallium arsenide, gallium nitride, aluminum nitride, an aluminum oxide, or others. 19. A method of fabricating a single crystal acoustic electronic device, the method comprising: providing a substrate, the substrate having a surface region and a backside surface region; forming a via cavity through a portion of the substrate; forming a single crystal capacitor dielectric material having a thickness of greater than 0.4 microns and overlying the via cavity, the single crystal capacitor dielectric material being characterized by a dislocation density of less than 10 12 defects/cm 2 ; forming a first electrode material coupled to the single crystal capacitor dielectric material through the via cavity, the first electrode material being coupled to a portion of the backside surface region and spatially configured within the via cavity; and forming a second electrode material overlying the single crystal capacitor dielectric material; wherein the forming of the single crystal capacitor dielectric comprising nucleating a material overlying the surface region; and forming a thickness of the single crystal capacitor dielectric overlying the nucleating material. 20. The method of claim 19 wherein the single crystal capacitor material is selected from at least one of AlN, AlGaN, InN, BN, or other group III nitrides. 21. The method of claim 19 wherein the single crystal capacitor material is selected from at least one of a single crystal oxide including a high K dielectric, ZnO, or MgO. 22. The method of claim 19 wherein the single crystal capacitor dielectric material is characterized by a surface region of at least 200 micron by 200 micron. 23. The method of claim 19 wherein the single crystal capacitor dielectric material is configured in a first strain state to compensate to the substrate. 24. A method of fabricating a single crystal acoustic electronic device, the method comprising: providing a substrate, the substrate having a surface region and a backside surface region; forming a via cavity through a portion of the substrate; forming a single crystal capacitor dielectric material having a thickness of greater than 0.4 microns and overlying the via cavity, the single crystal capacitor dielectric material being characterized by a dislocation density of less than 10 12 defects/cm 2 ; forming a first electrode material coupled to the single crystal capacitor dielectric material through the via cavity, the first electrode material being coupled to a portion of the backside surface region and spatially configured within the via cavity; and forming a second electrode material overlying the single crystal capacitor dielectric material. 25. A method of fabricating a single crystal acoustic electronic device, the method comprising:

Assignees

Inventors

Classifications

  • Inorganic dielectrics · CPC title

  • Acoustic mirrors · CPC title

  • Electric condenser making · CPC title

  • Membranes · CPC title

  • of combined substrates, multilayered substrates, piezoelectrical layers on not-piezoelectrical substrate · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9673384B2 cover?
A single crystal acoustic electronic device. The device has a substrate having a surface region. The device has a first electrode material coupled to a portion of the substrate and a single crystal capacitor dielectric material having a thickness of greater than 0.4 microns and overlying an exposed portion of the surface region and coupled to the first electrode material. In an example, the sin…
Who is the assignee on this patent?
Akoustis Inc
What technology area does this patent fall under?
Primary CPC classification H03H9/02574. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Jun 06 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).