Resource management for peripheral component interconnect-express domains

US9672167B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-9672167-B2
Application numberUS-201414315099-A
CountryUS
Kind codeB2
Filing dateJun 25, 2014
Priority dateJul 22, 2013
Publication dateJun 6, 2017
Grant dateJun 6, 2017

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Embodiments of the present invention provide a solution for managing inter-domain resource allocation in a Peripheral Component Interconnect-Express (PCIe) network. One processor among a plurality of link processors is elected as a management processor. The management processor obtains information about available resources of PCIe network. When a resource request from a request processor is received, the management processor allocates a resource of the available resources to the requesting processor. The management processor instructs one or more link processors to program one or more inter-domain NTBs through which the traffic between the allocated resource and the requesting processor is going to flow according to the memory address information of the allocated resource, to allow cross-domain resource access between the requesting processor and the allocated resource.

First claim

Opening claim text (preview).

What is claimed is: 1. An apparatus for managing inter-domain resource allocation in a Peripheral Component Interconnect-Express (PCIe) network which includes a plurality of PCIe domains each managed by a link processor and connected to one or more other domains via a non-transparent bridge (NTB), comprising: a memory; a management processor coupled with the memory, the management processor configured to: obtain information about available resources of the domains reported by each domain's link processor, wherein the information about available resources includes memory address of each available resource reported; store the obtained information about the available resources in the memory; receive a resource request from a requesting processor of one of the domains; in response to the resource request, allocate a resource of the available resources to the requesting processor, wherein the allocated resource resides in a domain different from the domain with the requesting processor; obtain memory address information of the allocated resource from the memory; instruct one or more link processors to program one or more inter-domain NTBs through which the traffic between the allocated resource and the requesting processor is going to flow according to the memory address information of the allocated resource, to allow cross-domain resource access between the requesting processor and the allocated resource. 2. The apparatus according to claim 1 , wherein the information about the available resources reported includes information about type of each resource. 3. The apparatus according to claim 2 , wherein the information about type includes information about Make, Model, or Function of an available resource for identifying a driver to load for a processor. 4. The apparatus according to claim 3 , the management processor further configured to send information about the type of the allocated resource obtained from the memory to the requesting processor for identifying a driver to be load to the requesting processor. 5. The apparatus according to claim 1 , wherein the memory address of each available resource includes base address and the size of the memory address. 6. The apparatus according to claim 1 , wherein the information about the available resources reported includes amount information of each available resource. 7. The apparatus according to claim 1 , wherein the management processor allocates the resource by searching the information about the available resources stored the memory according to information about a requested type and a request amount carried in the resource request. 8. The apparatus according to claim 7 , wherein the management processor allocates the resource by further performing an allocation algorithm to determine the resource closest in terms of latency, hop-count, or number of NTBs to be crossed. 9. A method for managing inter-domain resource allocation in a Peripheral Component Interconnect-Express (PCIe) network which includes a plurality of PCIe domains each managed by a link processor and connected to one or more other domains via a non-transparent bridge (NTB), the method comprising: obtaining information about available resources of the domains reported by each domain's link processor, wherein the information about available resources includes a memory address of each available resource reported; storing the obtained information about the available resources in a memory; receiving a resource request from a requesting processor of one of the domains; in response to the resource request, allocating a resource of the available resources to the requesting processor, wherein the allocated resource resides in another domain different from the domain with the requesting processor; obtaining memory address information of the allocated resource from the memory; instructing one or more link processors to program one or more inter-domain NTBs through which the traffic between the allocated resource and the requesting processor is going to flow according to the memory address information of the allocated resource, to allow cross-domain resource access between the requesting processor and the allocated resource. 10. The method according to claim 9 , wherein the information about the available resources reported includes information about type of each resource. 11. The method according to claim 10 , wherein the information about type includes information about Make, Model, or Function of an available resource for identifying a driver to load for a processor. 12. The method according to claim 11 , further comprising sending information about the type of the allocated resource obtained from the memory to the requesting processor for identifying a driver to be load to the requesting processor. 13. The method according to claim 9 , wherein the memory address of each available resource includes base address and the size of the memory address. 14. The method according to claim 9 , wherein the information about the available resources reported includes amount information of each available resource. 15. The method according to claim 9 , wherein the resource is allocated by searching the information about the available resources stored the memory according to information about a requested type and a request amount carried in the resource request. 16. The method according to claim 15 , wherein the resource is allocated by further performing an allocation algorithm to determine the resource closest in terms of latency, hop-count, or number of NTBs to be crossed.

Assignees

Inventors

Classifications

  • among multiple network domains, e.g. multilateral agreements · CPC title

  • Device-to-bus coupling · CPC title

  • G06F13/161Primary

    with latency improvement · CPC title

  • to service a request · CPC title

  • and deadlock prevention · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US9672167B2 cover?
Embodiments of the present invention provide a solution for managing inter-domain resource allocation in a Peripheral Component Interconnect-Express (PCIe) network. One processor among a plurality of link processors is elected as a management processor. The management processor obtains information about available resources of PCIe network. When a resource request from a request processor is rec…
Who is the assignee on this patent?
Futurewei Technologies Inc
What technology area does this patent fall under?
Primary CPC classification G06F13/161. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Jun 06 2017 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).